JPS62254423A - Semiconductor printing device - Google Patents

Semiconductor printing device

Info

Publication number
JPS62254423A
JPS62254423A JP61096631A JP9663186A JPS62254423A JP S62254423 A JPS62254423 A JP S62254423A JP 61096631 A JP61096631 A JP 61096631A JP 9663186 A JP9663186 A JP 9663186A JP S62254423 A JPS62254423 A JP S62254423A
Authority
JP
Japan
Prior art keywords
wafer
alignment
mask
pattern
observation optical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP61096631A
Other languages
Japanese (ja)
Inventor
Yoshiharu Nakamura
義治 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP61096631A priority Critical patent/JPS62254423A/en
Publication of JPS62254423A publication Critical patent/JPS62254423A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70691Handling of masks or workpieces
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F9/00Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
    • G03F9/70Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
    • G03F9/7003Alignment type or strategy, e.g. leveling, global alignment
    • G03F9/7038Alignment for proximity or contact printer
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F9/00Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
    • G03F9/70Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
    • G03F9/7073Alignment marks and their environment
    • G03F9/7084Position of mark on substrate, i.e. position in (x, y, z) of mark, e.g. buried or resist covered mark, mark on rearside, at the substrate edge, in the circuit area, latent image mark, marks in plural levels
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F9/00Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
    • G03F9/70Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
    • G03F9/7088Alignment mark detection, e.g. TTR, TTL, off-axis detection, array detector, video detection

Abstract

PURPOSE:To miniaturize a semiconductor printing device by providing an alignment observation optical system, which has a peculiar position reference and is capable of observation of a mask pattern surface before arrangement of a wafer and a mark or a pattern previously formed on the rear of a wafer after the arrangement of the wafer, on the rear side of the wafer. CONSTITUTION:While using alignment observation optical sytems 5a and 5b, a mask holder on a frame 3 is moved by a moving mechanism so that patterns 2a and 2b for positioning a mask 2 might be in accordance with reference marks within the view fields of said optical systems 5a and 5b, thereby positioning the mask. After that, a wafer 1 held by a wafer chuck 4 is placed right under the mask and the chuck 4 is moved by a stage or the like so that alignment marks 1a and 1b on the rear of the wafer might be in accordance with the reference marks of the alignment observation optical systems 5a and 5b and thus the positioning of the mask is done. Subsequently, a pattern of the mask 2 is printed on a surface resist layer by irradiation with the light from an exposure light source 6. Thus, a high-accuracy alignment can be attained by means of a simple and small-sized constitution.

Description

【発明の詳細な説明】 [産業上の利用分野] 本発明は、レジストを塗布したウェハ裏面側にマスクを
配置して前記ウェハ裏面にマスクパターンの転写を行う
半導体焼付装置に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a semiconductor printing apparatus that places a mask on the back side of a wafer coated with resist and transfers a mask pattern onto the back side of the wafer.

[従来の技術] 従来より、IC,LSI等の製造においては、クエへの
所望の部分に不純物を拡散させたり、あるいは配線を施
すために、ウェハ裏面にフォトレジストを塗布した後に
種々のフォトマスクを介してマスクパターンの露光転写
を行い、つづいて現像、エツチングをしている。そして
一連の製造工程中にはこのような工程が数回くりかえさ
れるが、2回目以後の露光に際しては、すでに焼付けら
れているパターンに対して次に焼付けるパターンを決め
られた位置関係に位置合せし、露光、エツチングが行わ
れる。
[Prior Art] Traditionally, in the manufacture of ICs, LSIs, etc., various photomasks have been applied after applying photoresist to the back surface of the wafer in order to diffuse impurities into desired areas of the wafer or to provide wiring. The mask pattern is exposed and transferred through the wafer, followed by development and etching. This process is repeated several times during the series of manufacturing steps, but for the second and subsequent exposures, the pattern to be printed next is aligned in a predetermined positional relationship with respect to the pattern that has already been printed. Then, exposure and etching are performed.

この位置合せ一露光一エッチングの工程は、通常の半導
体回路ではクエへの片面に対してのみ行われるが、サイ
リスタ、トライアック、水晶振動子等の場合にはその構
造上の必昇性からフォトエツチングは両面に対して行わ
れる。したがって、パターン相互の位置合せ操作は、同
一面のパターン間のみならず、一方の面に焼付けられた
パターンとその反対側に焼付けられるべきパターンとの
間についても行われる必要がある。
This process of alignment, exposure, and etching is performed only on one side of the square in normal semiconductor circuits, but in the case of thyristors, triacs, crystal resonators, etc., due to the necessity of the process due to their structure, photo etching is performed. is performed on both sides. Therefore, mutual alignment of patterns must be performed not only between patterns on the same side, but also between a pattern printed on one side and a pattern to be printed on the opposite side.

クエへの両面に、相互に整合されたパターンを焼付ける
方式として、例えば特開昭50−17973号公報には
、クエへ両面に同時にパターン焼付を行う方式(以下方
式Aという)が示されている。
As a method for printing mutually aligned patterns on both sides of a square, for example, Japanese Patent Application Laid-Open No. 17973/1983 discloses a method (hereinafter referred to as method A) in which patterns are simultaneously printed on both sides of a square. There is.

またこの他に考えられた方式としては、各々焼付けられ
るべきパターンをもった二つのマスクを前厄って互いに
整合させておき、その間にクエへを挟んでパターンを焼
付ける方式(以下方式Bという)、または、クエへの両
面に夫々観察光学系。
Another method that has been considered is a method in which two masks, each with a pattern to be printed, are aligned with each other in advance, and the pattern is printed with a square sandwiched between them (hereinafter referred to as method B). , or observation optical system on both sides respectively.

を配し、両観察光学系から得られる像を何等かの光学的
手段により同−視野内に形成することによって位置合せ
を行い、焼付ける方式(以下方式Cという)、さらには
、赤外線顕微鏡を使用してウェハ裏面側からウェハ裏°
面のパターンの観察を行い、表裏パターンの位置合せを
行って焼付ける方式(以下方式りという)などがある。
There is a method in which images obtained from both observation optical systems are formed within the same field of view by some optical means, and the images are aligned and printed (hereinafter referred to as method C). Use the wafer back side to the wafer back side.
There is a method (hereinafter referred to as "method") in which the pattern on the surface is observed, the front and back patterns are aligned, and then printed.

しかしながら、前記方式Aにおいては、露光光学系をウ
ェハの両面側に各々配置しなければならず、装置の大型
化が避けられないという欠点がある。
However, method A has the drawback that the exposure optical systems must be placed on both sides of the wafer, which inevitably increases the size of the apparatus.

また前記方式Bにおいては、各々のマスクを互いに整合
させたのち、両マスクの相対位置をずらすことなく両マ
スク間の間隙を広げて、クエへを両マスク間に位置させ
、再び間隙を狭めてクエへを挟むため、機構が複雑にな
るばかりでなく、露光光学系をウェハの両面に配置させ
るか、あるいは単一の露光光学系による場合には2枚の
マスク面をウェハを挟んだまま裏がえしに回転させる機
構が必要となり、装置の大型化もしくは複雑化が避けら
れないという欠点がある。
Furthermore, in method B, after aligning the respective masks with each other, the gap between both masks is widened without shifting the relative positions of both masks, the square is positioned between both masks, and the gap is narrowed again. Not only does this make the mechanism complicated, but the exposure optical system must be placed on both sides of the wafer, or if a single exposure optical system is used, the two mask surfaces must be placed on the back side with the wafer sandwiched between them. This method requires a mechanism to repeatedly rotate the device, which has the disadvantage that the device inevitably becomes larger or more complicated.

さらに前記方式Cにおいては、両観察光学系から同−視
野内に像を導く光学系の精度が直接位置合せ精度に影響
するため、光学系の製作、調整が難しいという欠点があ
る。
Furthermore, in method C, the accuracy of the optical system that guides images from both observation optical systems into the same field of view directly affects the alignment accuracy, so there is a drawback that it is difficult to manufacture and adjust the optical system.

さらにまた前記方式りにおいては、観察像が不鮮明であ
るので位置合せが困難であるという欠点がある。
Furthermore, the above method has the disadvantage that alignment is difficult because the observed image is unclear.

なお、以上はクエへ両面にパターンを焼付ける場合につ
いての従来技術であるが、クエへの片面のみに実素子パ
ターンを焼付ける場合であっても、従来は一連の半導体
装置製造工程中に何度かアライメントマークを作り直す
必要があったり、エツチング工程やエビタキシャル工程
でアライメントパターンの一部または全部が欠落して以
後のアライメントが不能になったり、さらにはパターン
焼付のために塗布するレジストによってアライメント光
が回折、吸収、反射、または干渉してアライメント精度
が低下するなどの不都合があったことは事実である。
Note that the above is a conventional technique for printing patterns on both sides of a square panel, but even when printing an actual element pattern on only one side of a square panel, conventionally there are no steps during the series of semiconductor device manufacturing processes. It may be necessary to recreate the alignment marks every time, or part or all of the alignment pattern may be missing during the etching or epitaxial process, making subsequent alignment impossible.Furthermore, the resist applied to print the pattern may cause alignment problems. It is true that there have been disadvantages such as a decrease in alignment accuracy due to light diffraction, absorption, reflection, or interference.

[発明が解決しようとする問題点] 本発明の課題は、前述の各従来方式における欠点を除去
して、ウェハの両面に相互に整合されたパターンを焼付
けるための構成の簡単な小型化可能の高精度アライメン
トを可能とする半導体焼付装置を提供することであり、
同時にクエへの片面のみに実素子パターンを焼付けによ
って形成する場合にも前述の不都合を生じることのない
半導体焼付装置を提供することにある。
[Problems to be Solved by the Invention] An object of the present invention is to eliminate the drawbacks of the above-mentioned conventional methods and to easily miniaturize the structure for printing mutually aligned patterns on both sides of a wafer. Our goal is to provide a semiconductor printing device that enables high-precision alignment.
At the same time, it is an object of the present invention to provide a semiconductor printing apparatus which does not cause the above-mentioned disadvantages even when a real element pattern is formed by printing only on one side of a square.

[問題点を解決するための手段] 前述の課題は、本発明によれば、レジストを塗布したウ
ェハ裏面側にマスクを配置して前記ウェハ裏面にマスク
パターンの転写を行う半導体焼付装置において、固有の
位置基準をもつと共にウェハ配置前にマスクパターン面
を観察可能でウェハ配置後にはウェハ裏面に予じめ形成
されたマークまたはパターンを観察可能なアライメント
観察光学系を前記ウェハの裏面側に配置した構成によつ
て達成される。
[Means for Solving the Problems] According to the present invention, the above-mentioned problems are unique to a semiconductor printing apparatus that places a mask on the back side of a wafer coated with a resist and transfers a mask pattern to the back side of the wafer. An alignment observation optical system is arranged on the back side of the wafer, which has a position reference and can observe the mask pattern surface before placing the wafer, and can observe marks or patterns previously formed on the back side of the wafer after placing the wafer. This is achieved through configuration.

[作用] 本発明においては、固有の位置基準をもつアライメント
観察光学系をクエへの裏面側に配置して、クエへが配置
されていないときにマスクパターン面をウェハ側から観
察して前記光学系に設定された位置基準に対するマスク
パターンの位置合せを行うと共に、ウェハが配置された
ときにウェハ裏面側に予じめ形成されたマークを観察し
て前記位置基準に対するクエへの位置合せを行うもので
ある。
[Function] In the present invention, an alignment observation optical system having a unique positional reference is placed on the back side of the square, and when the square is not arranged, the mask pattern surface is observed from the wafer side and the optical system is In addition to aligning the mask pattern with respect to the position reference set in the system, when the wafer is placed, the marks formed in advance on the back side of the wafer are observed and alignment is performed with respect to the position reference. It is something.

例えば相互に整合されたパターンをウニへ両面に焼付け
る場合、前記アライメント観察光学系により観察光学系
に設定された位置基準に対するマスクパターンの位置合
せの後にウェハの片面に該マスクパターンの焼付を行い
、これによってウェハの片面にマスクパターンに対応す
るアライメントパターンを形成する。次いで同一または
別のマスクパターンを前記アライメント観察光学系に設
定された位置基準に対して位置合せしたのち、前記クエ
への他の片面をマスク側に向けて配置し、ウェハ裏面に
前工程で形成されたアライメントパターンを前記アライ
メント観察光学系でとらえて観察光学系に設定された位
置基準に対してクエへの位置合せを行う。この場合、ウ
ェハ裏面側のアライメントパターンの観察はウェハ裏面
にレジストが塗布されていない状態で行われることにな
り、レジスト層の存在下でのアライメントパターンの観
察によるアライメント精度の低下の恐れはない。以下同
様にして両面のパターン焼付が繰返されるが、焼付面で
あるウェハ裏面のアライメントは前工程またはそれ以前
の工程で形成されたウェハ裏面側のマークまたはパター
ンに基づいて行わることになる。
For example, when printing mutually aligned patterns on both sides of a sea urchin, the mask pattern is printed on one side of the wafer after the alignment observation optical system aligns the mask pattern with respect to the position reference set in the observation optical system. , thereby forming an alignment pattern corresponding to the mask pattern on one side of the wafer. Next, after aligning the same or different mask pattern with respect to the position reference set in the alignment observation optical system, the other side of the pattern is placed facing the mask side, and the pattern formed on the back surface of the wafer in the previous process is The alignment pattern thus obtained is captured by the alignment observation optical system, and the alignment pattern is aligned with respect to the position reference set in the observation optical system. In this case, the alignment pattern on the back side of the wafer is observed without resist applied to the back side of the wafer, and there is no risk of deterioration in alignment accuracy due to observation of the alignment pattern in the presence of a resist layer. Thereafter, pattern printing on both sides is repeated in the same manner, but the alignment of the back side of the wafer, which is the printing side, is performed based on the marks or patterns on the back side of the wafer formed in the previous process or the previous process.

ウェハの片面のみに実素子パターンを複数回重ねて焼付
ける場合は、前述の最初の焼付工程でマスクパターンに
対応するアライメントマークをクエへの片面に焼付けて
形成し、以後この面をウェハ裏面として専らアライメン
トをこの裏面のアライメントマークにより行う。この場
合、ウェハ裏面のアライメントマークは一連の半導体装
置製造工程中に損傷を受けることがなく、しかもレジス
ト層で被われることもないので不都合は全く生じない。
If the actual device pattern is to be printed multiple times on only one side of the wafer, an alignment mark corresponding to the mask pattern is printed on one side of the wafer in the first baking process described above, and this side is then used as the back side of the wafer. Alignment is performed exclusively using the alignment mark on the back side. In this case, the alignment mark on the back surface of the wafer is not damaged during a series of semiconductor device manufacturing steps, and is not covered by the resist layer, so no inconvenience occurs.

本発明の一層の理解のために、以下に本発明の好適な実
施例について図面と共に説明する。
In order to further understand the present invention, preferred embodiments of the present invention will be described below with reference to the drawings.

[実施例] 第1図は本発明の一実施例を示す模式断面図、第2図は
同じくクエへが配置されていない状態の断面図である。
[Embodiment] FIG. 1 is a schematic cross-sectional view showing an example of the present invention, and FIG. 2 is a cross-sectional view of a state in which a square is not arranged.

図において、基準フレーム3はフォトマスク2をその上
面に保持し、フォトマスク2はこのフレーム3上で図示
しないマスクホルダと移動機構によって位置調整可能と
なっている。フォトマスク2はそのパターン面を下に向
けてフレーム3上に配置され、図にはそのパターンのう
ちの位置合せ用のパターン2a、2bのみを示しである
In the figure, a reference frame 3 holds a photomask 2 on its upper surface, and the position of the photomask 2 can be adjusted on this frame 3 by a mask holder and a moving mechanism (not shown). The photomask 2 is placed on the frame 3 with its patterned surface facing downward, and only the alignment patterns 2a and 2b among the patterns are shown in the figure.

フレーム3のマスク直下には、ウェハチャック4上に保
持されたウェハ1が侵入・退去可能に配置され、図示し
ない移動ステージによりチャック4を微小変位させて位
置合せのための移動ができるようになっている。
A wafer 1 held on a wafer chuck 4 is placed directly under the mask of the frame 3 so as to be able to enter and leave the frame 3, and the chuck 4 can be moved for positioning by slightly displacing the chuck 4 using a movement stage (not shown). ing.

ウェハ1にはその表面にレジストが塗られており、また
その裏面の所定位置にはアライメントマークta、tb
が予しめ形成されている。
The front surface of the wafer 1 is coated with resist, and alignment marks ta, tb are formed at predetermined positions on the back surface of the wafer 1.
is preformed.

ウェハチャック4はその上面にウェハ1を吸着等により
保持しており、前記ウェハ裏面のアライメントマークl
a、lbに対応する部分は厚さ方向に貫通する中空部4
a、4bとなっており、裏側からマークla、lbが直
接観察できるようになっている。
The wafer chuck 4 holds the wafer 1 on its upper surface by suction or the like, and aligns the alignment mark l on the back surface of the wafer.
The portions corresponding to a and lb are hollow portions 4 penetrating in the thickness direction.
a and 4b, and the marks la and lb can be directly observed from the back side.

フレーム3の上方には露光光源6および図示しない露光
光学系が配置され、マスクおよびクエへをはさんで光源
6の反対側、つまりウェハ裏面側にはフレーム3に支持
されたアライメント観察光学系5a、5bが配設されて
いる。
An exposure light source 6 and an exposure optical system (not shown) are arranged above the frame 3, and an alignment observation optical system 5a supported by the frame 3 is located on the opposite side of the light source 6 across the mask and the wafer, that is, on the back side of the wafer. , 5b are arranged.

このアライメント観察光学系5a、5bはそれ自身がフ
レーム3を基準とする固有の位置基準をもち、例えばそ
の観察視野内に基準位置マークまたは目盛を有している
The alignment observation optical systems 5a, 5b themselves have their own positional reference with respect to the frame 3, and have, for example, a reference position mark or scale within their observation field.

以上の構成において、先ず第2図に示すようにクエへが
配置されていない状態でマスクパターンの位置合せが行
われる。すなわち、第2図の状態でアライメント観察光
学系5a、5bを使用してその視野内の基準マークにマ
スク2の位置合せ用パターン2a、2bが合、うように
フレーム3上の図示しないマスクホルダを移動機構によ
り移動させ、マスクの位置合せを行う。この後、第1図
に示すようにウェハチャック4に保持されたウェハ1を
マスク直下に位置させ、同じ状態のアライメント観察光
学系5a、5bを使用してその基準マークにウェハ裏面
のアライメントマーク1a、1bが合うようにチャック
4をステージ等により移動させ、クエへの位置合せを行
う。
In the above configuration, first, as shown in FIG. 2, the mask patterns are aligned in a state where no squares are placed. That is, using the alignment observation optical systems 5a and 5b in the state shown in FIG. 2, the mask holder (not shown) on the frame 3 is placed so that the alignment patterns 2a and 2b of the mask 2 are aligned with the reference marks within the field of view. is moved by a moving mechanism to align the mask. After this, as shown in FIG. 1, the wafer 1 held by the wafer chuck 4 is positioned directly under the mask, and using the alignment observation optical systems 5a and 5b in the same state, the alignment mark 1a on the back surface of the wafer is aligned with the reference mark. , 1b are aligned with each other by moving the chuck 4 using a stage or the like, and aligning the chuck 4 with the square.

以上の位置合せの終了の後に、露光光源6を照射してマ
スク2のパターンをウェハ1の表面のレジスト層へ焼付
ける。
After the above alignment is completed, the exposure light source 6 is irradiated to print the pattern of the mask 2 onto the resist layer on the surface of the wafer 1.

ウェハ1の表面のみに実素子パターンを複数回焼付ける
場合には同様の焼付工程を何回も行えばよく、またクエ
への両面に互いに整合されたパターンを焼付ける場合は
、前述の焼付工程でウェハ1の表面に焼付けたマスクパ
ターン2a、2bから形成したマーク(パターン)を次
の工程でクエへを裏返したときにウェハ裏面側のアライ
メントマークla、lbとして用いて位置合せを行い、
これを以後繰返すことで高精度の両面整合パターンの焼
付けが達成されるものである。
If you want to print the actual device pattern multiple times only on the surface of the wafer 1, you can repeat the same baking process many times, and if you want to print patterns that are aligned with each other on both sides of the wafer 1, you can use the above-mentioned baking process. The marks (patterns) formed from the mask patterns 2a and 2b printed on the surface of the wafer 1 in the next step are used as alignment marks la and lb on the back side of the wafer to perform alignment when the wafer is turned over.
By repeating this process thereafter, a highly accurate double-sided matching pattern can be printed.

本実施例では説明の都合上プロキシミティ一方式を例に
挙げたが、本発明はこれに限定されることはなく、コン
タクト方式、ミラープロジェクション方式、あるいはス
テップアンドリピート方式など、各種の半導体焼付装置
に適用可能である。
In this embodiment, a one-proximity type is used as an example for convenience of explanation, but the present invention is not limited to this, and various semiconductor printing apparatuses such as a contact type, a mirror projection type, or a step-and-repeat type are used. Applicable to

[発明の効果] 以上に述べたように、本発明の半導体焼付装置において
は、マスクパターンを固有の位置基準をもつアライメン
ト観察光学系によってウェハ側から観察し位置合せする
と共に、ウェハ裏面へのマスクパターンの焼付に対して
ウェハ裏面のアライメントマークまたはパターンを前記
と同じ固有の位置基準に基づいてウェハ裏面側から観察
・位置合せするものであり、露光光学系およびアライメ
ント観察光学系が各々単一構成でもウニへ両面に互いに
整合されたパターンを焼付けることができると共に、ウ
ェハの出し入れの機構も複雑化する必要はなく、ウェハ
のアライメントマークの観察がレジスト層のない部分で
行れるのでアライメント精度の低下が防止され、小型で
単純な構成により高精度の位置合せをクエへ両面間で達
成できると共に、クエへの片面のみに実素子パターンを
焼付ける場合にもアライメントマークをウェハ裏面に一
旦形成すれば従来の不都合が全く解消され得るものであ
る。
[Effects of the Invention] As described above, in the semiconductor printing apparatus of the present invention, the mask pattern is observed and aligned from the wafer side using an alignment observation optical system having a unique position reference, and the mask pattern is aligned on the wafer back surface. For pattern printing, the alignment mark or pattern on the backside of the wafer is observed and aligned from the backside of the wafer based on the same specific positional reference as above, and the exposure optical system and alignment observation optical system are each configured as a single unit. However, it is possible to print patterns that are aligned with each other on both sides of the wafer, there is no need to complicate the mechanism for loading and unloading the wafer, and the alignment marks on the wafer can be observed in areas where there is no resist layer, improving alignment accuracy. It is possible to achieve high precision alignment between both sides of the wafer with a small and simple configuration, and even when printing actual device patterns on only one side of the wafer, alignment marks can be formed once on the back side of the wafer. If so, the conventional inconveniences can be completely eliminated.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例を示す模式断面図、第2図は
同じくウェハが配置されていない状態の同様の断面図で
ある。 1:ウェハ、 la、lb:ウェハ裏面のアライメントマーク2:フォ
トマスク、 2a、2b:アライメント用マスクパターン、3:基準
フレーム、 4:ウェハチャック、 4a、4b:中空部、 5a、5b:アライメント観察光学系、6:露光光源。
FIG. 1 is a schematic sectional view showing an embodiment of the present invention, and FIG. 2 is a similar sectional view in a state where no wafer is placed. 1: Wafer, la, lb: Alignment mark on back side of wafer 2: Photomask, 2a, 2b: Mask pattern for alignment, 3: Reference frame, 4: Wafer chuck, 4a, 4b: Hollow part, 5a, 5b: Alignment observation Optical system, 6: Exposure light source.

Claims (1)

【特許請求の範囲】[Claims] レジストを塗布したウェハ表面側にマスクを配置して前
記ウェハ表面にマスクパターンの転写を行う半導体焼付
装置において、固有の位置基準をもつと共にウェハ配置
前にマスクパターン面を観察可能でウェハ配置後にはウ
ェハ裏面に予じめ形成されたマークまたはパターンを観
察可能なアライメント観察光学系を前記ウェハの裏面側
に配置したことを特徴とする半導体焼付装置。
In semiconductor printing equipment that places a mask on the surface side of a wafer coated with resist and transfers the mask pattern to the wafer surface, it has a unique position reference and can observe the mask pattern surface before placing the wafer, and after placing the wafer. A semiconductor printing apparatus characterized in that an alignment observation optical system capable of observing marks or patterns previously formed on the back surface of the wafer is disposed on the back surface side of the wafer.
JP61096631A 1986-04-28 1986-04-28 Semiconductor printing device Pending JPS62254423A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61096631A JPS62254423A (en) 1986-04-28 1986-04-28 Semiconductor printing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61096631A JPS62254423A (en) 1986-04-28 1986-04-28 Semiconductor printing device

Publications (1)

Publication Number Publication Date
JPS62254423A true JPS62254423A (en) 1987-11-06

Family

ID=14170181

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61096631A Pending JPS62254423A (en) 1986-04-28 1986-04-28 Semiconductor printing device

Country Status (1)

Country Link
JP (1) JPS62254423A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004531062A (en) * 2001-05-14 2004-10-07 ウルトラテック インク Backside alignment system and method
US7064807B2 (en) 2001-01-15 2006-06-20 Asml Netherlands B.V. Lithographic apparatus
US7113258B2 (en) 2001-01-15 2006-09-26 Asml Netherlands B.V. Lithographic apparatus

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7064807B2 (en) 2001-01-15 2006-06-20 Asml Netherlands B.V. Lithographic apparatus
US7084955B2 (en) 2001-01-15 2006-08-01 Asml Netherlands B.V. Lithographic apparatus
US7113258B2 (en) 2001-01-15 2006-09-26 Asml Netherlands B.V. Lithographic apparatus
JP2004531062A (en) * 2001-05-14 2004-10-07 ウルトラテック インク Backside alignment system and method

Similar Documents

Publication Publication Date Title
JP3445100B2 (en) Position detecting method and position detecting device
US20050162636A1 (en) System to increase throughput in a dual substrate stage double exposure lithography system
JPH0616476B2 (en) Pattern exposure method
US7050156B2 (en) Method to increase throughput in a dual substrate stage double exposure lithography system
US4477182A (en) Pattern exposing apparatus
JPS62254423A (en) Semiconductor printing device
JPH0917718A (en) Aligner and device, and manufacturing method using it
JP2007509500A (en) Method and apparatus for adding wafer alignment marks
JP3576722B2 (en) Scanning exposure apparatus and device manufacturing method using the same
JP3530716B2 (en) Scanning projection exposure equipment
JPH01134919A (en) Optical stepper
JPH1027738A (en) Scanning exposure method and manufacture of device thereby
JPS63275115A (en) Pattern forming method for semiconductor device
JP3441966B2 (en) Scanning exposure apparatus and method, device manufacturing method
JPH01117322A (en) Reduction stepper
JP3624920B2 (en) Exposure method
CA1164713A (en) Method and apparatus for transferring patterns
JPH11251232A (en) Substrate, aligner, and manufacture of device
JPH05216209A (en) Photomask
JP2987899B2 (en) Positioning method
JPS62200725A (en) Projection and exposure device
JP2002237446A (en) Manufacturing method of semiconductor device
JPH04214612A (en) Projection aligner
JPH02126629A (en) Production aligner
JPH01278721A (en) Alignment process