JPS6224949B2 - - Google Patents

Info

Publication number
JPS6224949B2
JPS6224949B2 JP14821881A JP14821881A JPS6224949B2 JP S6224949 B2 JPS6224949 B2 JP S6224949B2 JP 14821881 A JP14821881 A JP 14821881A JP 14821881 A JP14821881 A JP 14821881A JP S6224949 B2 JPS6224949 B2 JP S6224949B2
Authority
JP
Japan
Prior art keywords
semiconductor device
voltage
power semiconductor
varistor
ceramic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP14821881A
Other languages
Japanese (ja)
Other versions
JPS5850764A (en
Inventor
Yoshihiko Yamamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP56148218A priority Critical patent/JPS5850764A/en
Publication of JPS5850764A publication Critical patent/JPS5850764A/en
Publication of JPS6224949B2 publication Critical patent/JPS6224949B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/647Resistive arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1301Thyristor

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Thyristors (AREA)
  • Protection Of Static Devices (AREA)
  • Die Bonding (AREA)
  • Thermistors And Varistors (AREA)

Description

【発明の詳細な説明】 本発明はセラミツクバリスター系材料で構成さ
れた容器中に半導体エレメントを収納して成る電
力用半導体装置に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a power semiconductor device comprising a semiconductor element housed in a container made of a ceramic varistor material.

従来、電力用半導体装置としてダイオード、サ
イリスタ、パワートランジスター、ゲートターン
オフサイリスタ(GTO)などが実用されてい
る。これらの素子は高電圧から大電流をスイツチ
ングする機能を有し、かつ、高信頼度を維持する
ため第1図にしめすごとく、半導体エレメント1
(シリコン基板)はセラミツク等の絶縁物円筒2
の中に上下から銅電極3,4で圧接保持され、か
つ、不活性ガス中に密封設置されている。第1図
はサイリスタ、トランジスタ、GTO等の3端子
形半導体装置の構成例であり、ゲート端子等の制
御電極5が絶縁容器2を密封貫通し半導体エレメ
ント1の中心に導かれている。なお、電極3,4
はそれぞれアノード電極(A)とカソード電極
(K)で知られている。
Conventionally, diodes, thyristors, power transistors, gate turn-off thyristors (GTOs), etc. have been put into practical use as power semiconductor devices. These elements have the function of switching large currents from high voltages, and in order to maintain high reliability, semiconductor elements 1 are used as shown in Figure 1.
(Silicon substrate) is an insulating cylinder 2 made of ceramic etc.
It is held in pressure contact with copper electrodes 3 and 4 from above and below, and is sealed in an inert gas atmosphere. FIG. 1 shows a configuration example of a three-terminal semiconductor device such as a thyristor, a transistor, or a GTO, in which a control electrode 5 such as a gate terminal passes through an insulating container 2 in a sealed manner and is led to the center of a semiconductor element 1. In addition, electrodes 3 and 4
are known as an anode electrode (A) and a cathode electrode (K), respectively.

さて、電力用半導体装置は有限の耐電圧値を有
しており、現状最大の耐電圧はサイリスタで6KV
まで、GTOでは2500V、トランジスタでは400〜
500V程度である。これ以上の電圧が半導体装置
に印加されると、半導体エレメント1は絶縁破壊
して本来の機能を消失し単なる金属導体と化し価
値はなくなる。
Now, power semiconductor devices have a finite withstand voltage value, and the current maximum withstand voltage is 6KV for thyristors.
up to 2500V for GTO and 400V for transistors
It is about 500V. If a voltage higher than this is applied to the semiconductor device, the semiconductor element 1 undergoes dielectric breakdown, loses its original function, becomes a mere metal conductor, and has no value.

それゆえ、半導体装置を過電圧から保護するこ
とは実用上非常に重要な技術であり、種々の方式
が存在するが、代表的な回路構成は第2図に示す
ものである。半導体装置6のアノード端子3とカ
ソード端子4には抵抗7とコンデンサ8の直列回
路から成るサージ抑制回路が並列接続されるのが
普通である。最近では、セラミツク系バリスター
に電圧―電流の非線形特性のすぐれた材料が現わ
れ、バリスター9が半導体装置6と並列に接続さ
れ、バリスター9が有する電圧―電流特性にした
がい半導体装置6を効果的に保護する。特にセラ
ミツク系バリスターには酸化亜鉛形バリスターが
適している。
Therefore, protecting a semiconductor device from overvoltage is a very important technique in practice, and there are various methods, but a typical circuit configuration is shown in FIG. 2. Generally, a surge suppression circuit consisting of a series circuit of a resistor 7 and a capacitor 8 is connected in parallel to the anode terminal 3 and cathode terminal 4 of the semiconductor device 6. Recently, materials with excellent nonlinear voltage-current characteristics have appeared in ceramic varistors.The varistor 9 is connected in parallel with the semiconductor device 6, and the semiconductor device 6 is effectively controlled according to the voltage-current characteristics of the varistor 9. to protect. Zinc oxide type varistors are particularly suitable for ceramic varistors.

セラミツク系バリスター9の電圧電流特性の代
表例を第3図に示している。すなわち、横軸は電
流で縦軸は電圧である。この特性では電流I1
(A)のときの制限電圧はV1(V)であり、電流
I2(A)の時の制限電圧はV2(V)と電流が大巾
に増加しても電圧の変化はわずかである。数値的
な一例を示すと、I1=1mAで、V1=3KV、I2
10000Aで、V2=4KV等である。
A typical example of the voltage-current characteristics of the ceramic varistor 9 is shown in FIG. That is, the horizontal axis is current and the vertical axis is voltage. In this characteristic, the current I 1
(A), the limiting voltage is V 1 (V), and the current
The limiting voltage when I 2 (A) is V 2 (V), and even if the current increases greatly, the voltage changes only slightly. To give a numerical example, I 1 = 1mA, V 1 = 3KV, I 2 =
At 10000A, V 2 =4KV, etc.

本発明は上記に鑑みてなされたもので、セラミ
ツク系バリスターで容器を構成することによつ
て、サージ抑制回路を内蔵した電力用半導体装置
を提供する。
The present invention has been made in view of the above, and provides a power semiconductor device having a built-in surge suppression circuit by constructing a container using a ceramic varistor.

第4図は本発明にもとずく電力用半導体装置の
構成例を示すものである。すなわち、セラミツク
系絶縁物の円筒状容器10を第3図に示すような
v―i特性を有するセラミツク系バリスター材料
で構成し、容器10内に半導体エレメント1を銅
電極3,4で圧接保持する。ゲート電極5は従来
のものと同様に、容器10を密封貫通し、半導体
エレメントに導かれる。
FIG. 4 shows an example of the configuration of a power semiconductor device based on the present invention. That is, a cylindrical container 10 made of a ceramic insulator is made of a ceramic varistor material having v-i characteristics as shown in FIG. do. The gate electrode 5 passes sealingly through the container 10 and is guided to the semiconductor element in a conventional manner.

本発明にもとづく電力用半導体装置の電気的等
価回路は、従来のものが第2図の破線内に示す構
成であつたのに対し、第5図に示すようにセラミ
ツク系バリスター10による過電圧保護機能付の
電気回路構成となつている。
The electrical equivalent circuit of the power semiconductor device according to the present invention has an overvoltage protection circuit using a ceramic varistor 10 as shown in FIG. It has a functional electrical circuit configuration.

通常、電力用半導体装置の代表例であるサイリ
スタの場合、第6図に示す電圧―(v)―電流
(i)特性、すなわち、正電圧に対してO―A―
B―C特性を有し、逆電圧に対してはO―D特性
をもつている。しかるに、セラミツク系バリスタ
ーのv―i特性O―X、O―Yが加わるため常に
セラミツク系バリスターの電圧―電流特性がサイ
リスターの電圧―電流特性以下となり、サイリス
タは確実に正、逆方向電圧とも過電圧から保護さ
れることになる。
Normally, in the case of a thyristor, which is a typical example of a power semiconductor device, the voltage-(v)-current(i) characteristic shown in FIG. 6, that is, the O-A-
It has B-C characteristics and has O-D characteristics with respect to reverse voltage. However, since the v-i characteristics O-X and O-Y of the ceramic varistor are added, the voltage-current characteristic of the ceramic varistor is always equal to or less than the voltage-current characteristic of the thyristor, and the thyristor reliably maintains the positive and reverse voltages. Both will be protected from overvoltage.

さらに、電力用半導体装置は正常な機能を果す
ために適当な温度以下に保つ必要があり、このた
め通常何らかの冷却が実施される。したがつて、
従来の構成では冷却されるものは電力用半導体装
置のみであつたが、本発明の場合、セラミツク系
バリスター10も同時に冷却されるためより過電
圧保護特性の優れたバリスターを実現できる。
Additionally, power semiconductor devices must be kept below a suitable temperature in order to function properly, and therefore some cooling is typically implemented. Therefore,
In the conventional configuration, only the power semiconductor device was cooled, but in the case of the present invention, the ceramic varistor 10 is also cooled at the same time, making it possible to realize a varistor with better overvoltage protection characteristics.

さらに、従来電力用半導体装置とバリスターが
別々に設置されていたので、空間的により大きい
スペースを必要としたが、本発明では両者が一体
化されたため、小形、軽量化が図れる。
Furthermore, conventionally, the power semiconductor device and the varistor were installed separately, which required a larger space, but in the present invention, the two are integrated, so the device can be made smaller and lighter.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の電力用半導体装置の断面図、第
2図は第1図を使用した電力用半導体装置の使用
回路を示す構成図、第3図はセラミツク系バリス
ターの電圧―電流特性を示す説明図、第4図は本
発明の一実施例を示す断面図、第5図は第4図の
等価回路を示す構成図、第6図は第4図の電圧―
電流特性を示す説明図である。 図において、1は半導体エレメント、3,4は
電極、10はセラミツク系バリスターである。な
お各図中同一符号は同一又は相当部分を示す。
Figure 1 is a cross-sectional view of a conventional power semiconductor device, Figure 2 is a configuration diagram showing the circuit used in the power semiconductor device using Figure 1, and Figure 3 shows the voltage-current characteristics of a ceramic varistor. 4 is a sectional view showing an embodiment of the present invention, FIG. 5 is a configuration diagram showing an equivalent circuit of FIG. 4, and FIG. 6 is a diagram showing the voltage of FIG.
FIG. 3 is an explanatory diagram showing current characteristics. In the figure, 1 is a semiconductor element, 3 and 4 are electrodes, and 10 is a ceramic varistor. Note that the same reference numerals in each figure indicate the same or equivalent parts.

Claims (1)

【特許請求の範囲】 1 半導体エレメント、この半導体エレメントの
両端部に配置された一対の電極、この両電極間に
電気的に接続され、上記両電極と協働して上記半
導体エレメントを密封したセラミツク系バリスタ
ーからなる容器を備えた電力用半導体装置。 2 バリスターは酸化亜鉛形であることを特徴と
する特許請求の範囲第1項記載の電力用半導体装
置。
[Scope of Claims] 1. A semiconductor element, a pair of electrodes arranged at both ends of the semiconductor element, and a ceramic that is electrically connected between the two electrodes and cooperates with the two electrodes to seal the semiconductor element. A power semiconductor device equipped with a container made of varistors. 2. The power semiconductor device according to claim 1, wherein the varistor is of a zinc oxide type.
JP56148218A 1981-09-19 1981-09-19 Semiconductor device for power supply Granted JPS5850764A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56148218A JPS5850764A (en) 1981-09-19 1981-09-19 Semiconductor device for power supply

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56148218A JPS5850764A (en) 1981-09-19 1981-09-19 Semiconductor device for power supply

Publications (2)

Publication Number Publication Date
JPS5850764A JPS5850764A (en) 1983-03-25
JPS6224949B2 true JPS6224949B2 (en) 1987-05-30

Family

ID=15447912

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56148218A Granted JPS5850764A (en) 1981-09-19 1981-09-19 Semiconductor device for power supply

Country Status (1)

Country Link
JP (1) JPS5850764A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0593560U (en) * 1992-05-13 1993-12-21 富士ロビン株式会社 Sorting machine for empty cans
JPH0593561U (en) * 1992-05-13 1993-12-21 富士ロビン株式会社 Empty can sorter

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2598820B2 (en) * 1989-01-18 1997-04-09 株式会社日本自動車部品総合研究所 Mounting structure of integrated circuit device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56131951A (en) * 1980-03-19 1981-10-15 Matsushita Electric Ind Co Ltd Semiconductor device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4861762U (en) * 1971-11-15 1973-08-06

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56131951A (en) * 1980-03-19 1981-10-15 Matsushita Electric Ind Co Ltd Semiconductor device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0593560U (en) * 1992-05-13 1993-12-21 富士ロビン株式会社 Sorting machine for empty cans
JPH0593561U (en) * 1992-05-13 1993-12-21 富士ロビン株式会社 Empty can sorter

Also Published As

Publication number Publication date
JPS5850764A (en) 1983-03-25

Similar Documents

Publication Publication Date Title
US4322767A (en) Bidirectional solid-state protector circuitry using gated diode switches
JPH0145296B2 (en)
US5594613A (en) Surge arrester having controlled multiple current paths
US20050185356A1 (en) Overvoltage protection element and ignition element for an overvoltage protection element
US5124872A (en) High tension circuit breaker having varistors
US3896480A (en) Semiconductor device with housing of varistor material
US3411038A (en) Vacuum-type circuit interrupter
US3743897A (en) Hybrid circuit arrangement with metal oxide varistor shunt
US5596308A (en) Overvoltage surge arrester with quick-acting pressure relief means
JPS6224949B2 (en)
US3859568A (en) Overvoltage surge arrester with improved voltage grading circuit
JPS62110435A (en) Overvoltage protective integrated circuit device of subscriber line
JPH0354844B2 (en)
JPH0247090B2 (en) DENKISOCHI
US4603368A (en) Voltage arrester with auxiliary air gap
JPS60187002A (en) Surge absorber
CA1200281A (en) Power converter
RU2755549C2 (en) Voltage limiter with overvoltage protection
US4161763A (en) Compact voltage surge arrester device
KR101436277B1 (en) Voltage surge protection device and high voltage circuit breakers
US3577032A (en) Series gap lightning arrester with arc extinguishing chambers
JP2781298B2 (en) Surge protection element
US5663864A (en) Surge absorber
RU2034386C1 (en) Arc discharge
JPH03179627A (en) Vacuum breaker