JPS62226229A - Program executing system - Google Patents

Program executing system

Info

Publication number
JPS62226229A
JPS62226229A JP61070121A JP7012186A JPS62226229A JP S62226229 A JPS62226229 A JP S62226229A JP 61070121 A JP61070121 A JP 61070121A JP 7012186 A JP7012186 A JP 7012186A JP S62226229 A JPS62226229 A JP S62226229A
Authority
JP
Japan
Prior art keywords
program
rom
ram
data
loader
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP61070121A
Other languages
Japanese (ja)
Inventor
Ichiro Hashiba
羽柴　一郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP61070121A priority Critical patent/JPS62226229A/en
Publication of JPS62226229A publication Critical patent/JPS62226229A/en
Pending legal-status Critical Current

Links

Landscapes

  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

PURPOSE:To improve the quality of a ROM transformation program by correcting the program with the bath information stored in a RAM when the programed transformed into a ROM is loaded to the RAM. CONSTITUTION:This program executing system consists of a program stored in a ROM, a RAM which loads the program, a RAM which stores the batch information, and a program loader. A CPU 1 reads the instructions out of a loader ROM 2 and RAM 4 and executes them. Then the ROM 2 transfers the data on a ROM 5 storing the program. When this transfer of data is over, the batch information including an offset address and data combined is read out of a nonvolatile RAM 3. The ROM 2 shifts the control to the RAM to execute the program.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、実行方式、特に、ＲＯＭ化されたプログラム
についてのプログラム実行方式に関する０〔従来の技術
〕 従来のプログラム実行方式は、ＲＯＭ化されたプログラ
ムの場曾、ＣＰＵエク＠接読み出さｎ１実行されていた
。Detailed Description of the Invention [Field of Industrial Application] The present invention relates to an execution method, particularly a program execution method for a program stored in a ROM. In the case of the program, the CPU execution @direct read n1 was being executed.

〔発明が解決しＬうとする問題点〕[Problems that the invention attempts to solve]

しかしながら、このような上述しｔ従来のプログラム実
行方式は、ＣＰＵよりＲＯＭを＠接アクセスしているの
でプログラムの修正ができないという欠点がある。However, the above-mentioned conventional program execution method has the disadvantage that the program cannot be modified because the ROM is directly accessed by the CPU.

〔問題点を解決するための手段〕[Means for solving problems]

本発明のプログラム実行方式＋１、ＲＯＭＫ格納に格納
さｎたプログラムをＲＡＭにロードするローダを有して
構成される。The program execution method of the present invention +1 includes a loader that loads the program stored in the ROMK into the RAM.

〔実施例〕〔Example〕

次に１本発明の実施例について、図面全参照して説明す
る。Next, an embodiment of the present invention will be described with reference to all the drawings.

第１図は本発明の一実施例を示すブロック図である。FIG. 1 is a block diagram showing one embodiment of the present invention.

第１図に示すプログラム実行方式において、ＣＰＵ１は
、ローダＲＯＭ２お：びＲＡＭ４から命令を読み出し実
行するｏ　ＣＰＵＩはまずローダＲＯＭ２を実行する。In the program execution system shown in FIG. 1, the CPU 1 reads and executes instructions from the loader ROM 2 and RAM 4. The CPU first executes the loader ROM 2.

ローダＲＯＭ２は、プログラムの格納さｎたＲＯＭ５の
データをＲＡＭ４に転送する。デー読み出し、ＲＡＭ４
のデータを修正する。データ修正後、ローダＲＯＭ２は
ＲＡＭ４に制御を渡し、プログラムを実行する。The loader ROM 2 transfers the data stored in the ROM 5 containing the program to the RAM 4. Read data, RAM4
Correct the data. After data modification, the loader ROM 2 passes control to the RAM 4 to execute the program.

〔発明の効果〕〔Effect of the invention〕

本発明のプログラム冥行方式は、ＲＯＭ化されたプログ
ラムを修正できる工うにすることにニジ、ＲＯＭ化さｎ
友プログラムの品質を向上できるとともにコストを低減
できるという効果がある０The purpose of the program editing method of the present invention is to make it possible to modify programs stored in ROM.
It has the effect of improving the quality of the friend program and reducing costs0.

【図面の簡単な説明】[Brief explanation of drawings]

第１図は本発明の一実施例を示すブロック図である。 １・−・・・・ＣＰＵ、２・・・・・・ローダＲＯＭ、
　３・・・・・・不揮発性ｌζＡＭ、４・・・・・・Ｒ
ＡＭ、５・・・・・・ＲＯＭ。 篤１図FIG. 1 is a block diagram showing one embodiment of the present invention. 1...CPU, 2...Loader ROM,
3...Non-volatile lζAM, 4...R
AM, 5...ROM. Atsushi 1 diagram

Claims (1)

【特許請求の範囲】[Claims] マイクロコンピュータシステムにおいて、ＲＯＭ化され
たプログラムをＲＡＭにロードする際、不揮発性ＲＡＭ
に記憶したバッチ情報により、プログラムを修正し実行
することを特徴とするプログラム実行方式。In microcomputer systems, when loading a ROMized program into RAM, non-volatile RAM
A program execution method characterized by modifying and executing a program based on batch information stored in the computer.
JP61070121A 1986-03-27 1986-03-27 Program executing system Pending JPS62226229A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61070121A JPS62226229A (en) 1986-03-27 1986-03-27 Program executing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61070121A JPS62226229A (en) 1986-03-27 1986-03-27 Program executing system

Publications (1)

Publication Number Publication Date
JPS62226229A true JPS62226229A (en) 1987-10-05

Family

ID=13422402

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61070121A Pending JPS62226229A (en) 1986-03-27 1986-03-27 Program executing system

Country Status (1)

Country Link
JP (1) JPS62226229A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02114330A (en) * 1988-10-24 1990-04-26 Brother Ind Ltd Method for storing program in equipment built-in type microprocessor

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58134353A (en) * 1982-02-05 1983-08-10 Nec Corp Microprocessor device with battery back-up memory
JPS5985545A (en) * 1982-11-09 1984-05-17 Fujitsu Ltd Correcting and processing system for contents of system rom
JPS6215635A (en) * 1985-07-12 1987-01-24 Matsushita Electric Ind Co Ltd System controller

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58134353A (en) * 1982-02-05 1983-08-10 Nec Corp Microprocessor device with battery back-up memory
JPS5985545A (en) * 1982-11-09 1984-05-17 Fujitsu Ltd Correcting and processing system for contents of system rom
JPS6215635A (en) * 1985-07-12 1987-01-24 Matsushita Electric Ind Co Ltd System controller

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02114330A (en) * 1988-10-24 1990-04-26 Brother Ind Ltd Method for storing program in equipment built-in type microprocessor

Similar Documents

Publication Publication Date Title
US5765025A (en) Digital signal processor with on board program having arithmetic instructions and direct memory access instructions for controlling direct memory access thereof
EP0060893A1 (en) Loading system for a numerical control unit
JPS62226229A (en) Program executing system
JPH01131925A (en) Program patch system
JPH0528431B2 (en)
JPS60126731A (en) Program control method
JPS60126732A (en) Realizing system of insert batch
JP2793809B2 (en) Applied instruction processing method of programmable controller
JPH03160524A (en) Information processor
JPH05297911A (en) Sequence control circuit for sequence controller
JPS62219126A (en) Program control system
JPH07210403A (en) Task switching system
JPS63163659A (en) On-line processing system for electronic computer system
JPS60220427A (en) Programmable controller
JPS61213928A (en) Alteration system for program
JP2000259209A (en) Ladder program execution system
JPH04167146A (en) Address tracing system for information processor
JPH01250143A (en) Program correction system
JPH03233703A (en) Sequence controller
JPH03127171A (en) Vector processor
JPH04128344U (en) signal processing device
JPH02205937A (en) Information processing system
JPS54159835A (en) Multiple transfer instructing system
JPS62147555A (en) Integrated circuit incorporating program
JPS61231634A (en) Program counter circuit