JPS622248U - - Google Patents

Info

Publication number
JPS622248U
JPS622248U JP1985092498U JP9249885U JPS622248U JP S622248 U JPS622248 U JP S622248U JP 1985092498 U JP1985092498 U JP 1985092498U JP 9249885 U JP9249885 U JP 9249885U JP S622248 U JPS622248 U JP S622248U
Authority
JP
Japan
Prior art keywords
integrated circuit
circuit chip
bonding
fixed
bonding pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1985092498U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1985092498U priority Critical patent/JPS622248U/ja
Publication of JPS622248U publication Critical patent/JPS622248U/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/536—Shapes of wire connectors the connected ends being ball-shaped
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Wire Bonding (AREA)
JP1985092498U 1985-06-19 1985-06-19 Pending JPS622248U (enFirst)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1985092498U JPS622248U (enFirst) 1985-06-19 1985-06-19

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1985092498U JPS622248U (enFirst) 1985-06-19 1985-06-19

Publications (1)

Publication Number Publication Date
JPS622248U true JPS622248U (enFirst) 1987-01-08

Family

ID=30649351

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1985092498U Pending JPS622248U (enFirst) 1985-06-19 1985-06-19

Country Status (1)

Country Link
JP (1) JPS622248U (enFirst)

Similar Documents

Publication Publication Date Title
JPS622248U (enFirst)
JPS6237939U (enFirst)
JPS63187330U (enFirst)
JPS6153934U (enFirst)
JPS6338328U (enFirst)
JPS6413144U (enFirst)
JPS6289158U (enFirst)
JPH0343738U (enFirst)
JPS6232556U (enFirst)
JPS61123544U (enFirst)
JPS61109167U (enFirst)
JPH01112044U (enFirst)
JPH0330437U (enFirst)
JPH0189752U (enFirst)
JPS6289157U (enFirst)
JPH02127040U (enFirst)
JPH0345656U (enFirst)
JPH0288240U (enFirst)
JPH0474463U (enFirst)
JPS6416636U (enFirst)
JPS61114842U (enFirst)
JPH03102747U (enFirst)
JPH0229525U (enFirst)
JPH0167743U (enFirst)
JPS59112954U (ja) 絶縁物封止半導体装置