JPS62204374A - ２倍演算最適化処理方式 - Google Patents

２倍演算最適化処理方式

Info

Publication number
JPS62204374A
JPS62204374A JP61046912A JP4691286A JPS62204374A JP S62204374 A JPS62204374 A JP S62204374A JP 61046912 A JP61046912 A JP 61046912A JP 4691286 A JP4691286 A JP 4691286A JP S62204374 A JPS62204374 A JP S62204374A
Authority
JP
Japan
Prior art keywords
pipeline
addition
multiplication
intermediate code
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61046912A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0379741B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Morie Sagawa
佐川　守江
Koichiro Hotta
耕一郎 堀田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP61046912A priority Critical patent/JPS62204374A/ja
Publication of JPS62204374A publication Critical patent/JPS62204374A/ja
Publication of JPH0379741B2 publication Critical patent/JPH0379741B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Complex Calculations (AREA)
  • Devices For Executing Special Programs (AREA)
JP61046912A 1986-03-04 1986-03-04 ２倍演算最適化処理方式 Granted JPS62204374A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61046912A JPS62204374A (ja) 1986-03-04 1986-03-04 ２倍演算最適化処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61046912A JPS62204374A (ja) 1986-03-04 1986-03-04 ２倍演算最適化処理方式

Publications (2)

Publication Number Publication Date
JPS62204374A true JPS62204374A (ja) 1987-09-09
JPH0379741B2 JPH0379741B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-12-19

Family

ID=12760558

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61046912A Granted JPS62204374A (ja) 1986-03-04 1986-03-04 ２倍演算最適化処理方式

Country Status (1)

Country Link
JP (1) JPS62204374A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000284970A (ja) * 1999-03-29 2000-10-13 Matsushita Electric Ind Co Ltd プログラム変換装置及びプロセッサ
JP2011186512A (ja) * 2010-03-04 2011-09-22 Nec Corp コンパイラ装置、及びコンパイル方法
US10922061B2 (en) 2016-06-02 2021-02-16 Nec Corporation Information processing apparatus, information processing method and storage medium storing program related to instruction selection of a compiler

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5033372B2 (ja) 2006-07-26 2012-09-26 カルソニックカンセイ株式会社 圧縮機

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000284970A (ja) * 1999-03-29 2000-10-13 Matsushita Electric Ind Co Ltd プログラム変換装置及びプロセッサ
JP2011186512A (ja) * 2010-03-04 2011-09-22 Nec Corp コンパイラ装置、及びコンパイル方法
US10922061B2 (en) 2016-06-02 2021-02-16 Nec Corporation Information processing apparatus, information processing method and storage medium storing program related to instruction selection of a compiler

Also Published As

Publication number Publication date
JPH0379741B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-12-19

Similar Documents

Publication Publication Date Title
CN100388203C (zh) 优化编码自动生成系统
US6301706B1 (en) Compiler method and apparatus for elimination of redundant speculative computations from innermost loops
US4710872A (en) Method for vectorizing and executing on an SIMD machine outer loops in the presence of recurrent inner loops
US6973644B2 (en) Program interpreter
US7493610B1 (en) Versioning optimization for dynamically-typed languages
JP2500079B2 (ja) プログラムの最適化方法及びコンパイラ・システム
US6363522B1 (en) Method and apparatus for handling exceptions as normal control flow
AU663493B2 (en) Method of constructing a constant-folding mechanism in a multilanguage optimizing compiler
US6895580B2 (en) Expression reduction during compilation through routine cloning
KR102013582B1 (ko) 혼합 모드 프로그램의 소스 코드 오류 위치 검출 장치 및 방법
US6301652B1 (en) Instruction cache alignment mechanism for branch targets based on predicted execution frequencies
US5278985A (en) Software method for implementing dismissible instructions on a computer
US9910650B2 (en) Method and apparatus for approximating detection of overlaps between memory ranges
JPS62204374A (ja) ２倍演算最適化処理方式
Willis et al. Optimizing VHDL compilation for parallel simulation
US20030237077A1 (en) Identifying pure pointers to disambiguate memory references
Flynn et al. Measures of ideal execution architectures
JPH0440742B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR20140119619A (ko) 벡터 코드 생성 장치 및 방법
JP3072772B2 (ja) コンパイル装置
JPH02132525A (ja) コンパイル方法
JPH08328872A (ja) 並列プログラムの通信生成方法
JPH06214800A (ja) 目的プログラムの最適化処理システム
JPH0816875B2 (ja) コンピュータ・システムのエミュレーション方法
JPH03257579A (ja) コンパイラの並列化方式

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term