JPS62203418A - Level shift circuit - Google Patents
Level shift circuitInfo
- Publication number
- JPS62203418A JPS62203418A JP61047564A JP4756486A JPS62203418A JP S62203418 A JPS62203418 A JP S62203418A JP 61047564 A JP61047564 A JP 61047564A JP 4756486 A JP4756486 A JP 4756486A JP S62203418 A JPS62203418 A JP S62203418A
- Authority
- JP
- Japan
- Prior art keywords
- level shift
- circuit
- power supply
- voltage
- potential
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000007423 decrease Effects 0.000 claims description 3
- 230000003247 decreasing effect Effects 0.000 abstract description 2
- 238000009738 saturating Methods 0.000 abstract 1
- 230000000694 effects Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
Landscapes
- Logic Circuits (AREA)
- Amplifiers (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は、2系統以上の異なった外部供給電源を必要と
する半導体集積回路のレベルシフト回路に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a level shift circuit for a semiconductor integrated circuit that requires two or more different external power supply systems.
半導体集積回路の中には異なった供給電源を必要とする
ものが有る。これらの集積回路においては、ある電源系
で動作している回路網の信号をそれよシ低い別の電源系
で動作している回路網へ伝送する場合信号に重畳されて
いる直流成分を不都合無く受は渡しする為に、レベルシ
フト回路を設けるか、あるいは、直流成分そのものをし
中断するため、コンデンサで結合し、交流成分のみ伝送
する手段がしはしば用いられていた。レベルシフト回路
としてはエミッタホロワとダイオードや抵抗を組み合わ
せたものが従来よく用いられている。Some semiconductor integrated circuits require different power supplies. In these integrated circuits, when transmitting a signal from a circuit network operating on one power supply system to a circuit network operating on another power supply system with a lower power supply, the DC component superimposed on the signal is transmitted without any inconvenience. In order to transmit signals, a level shift circuit was installed, or in order to interrupt the direct current component itself, a method was often used in which a capacitor was used to transmit only the alternating current component. As a level shift circuit, a combination of an emitter follower, a diode, and a resistor is commonly used.
しかし、従来のエミッタホロワとダイオードや抵抗を組
み合わせた回路では、エミッタホロワの定電流源のバイ
アスをどちらの電源系から作るかによって動作可能な電
源電圧範囲が著しく狭まくなる場合が有る。今仮シに第
一と第一よシ低い第二の電源系で各々独立に動作してい
る回路網間で信号の受は渡しをするとしよう。第一と第
二の電源は一方が他の一方に追従して同じ割合で変動す
るとは限らず、又電源に含まれるリップルの位相が全く
等しい場合は極めてまれである。第一の電源系で作られ
たバイアス源でレベルシフト回路を構成すると、第一の
電源回路に含まれるリップルや変動によるレベルシフト
回路の直流電位のドリフトは吸収できても、それに無関
係に生じる第二の・電源の変動の影響は防ぐことが不可
能である。However, in a conventional circuit that combines an emitter follower with a diode or a resistor, the operable power supply voltage range may be significantly narrowed depending on which power supply system generates the bias for the emitter follower's constant current source. Let's now assume that signals are received and passed between the first and second power supply systems, which are each operating independently in the first and second power supply systems, which are lower than the first power supply system. One of the first and second power supplies does not necessarily follow the other and fluctuate at the same rate, and it is extremely rare for the ripples included in the power supplies to have exactly the same phase. If a level shift circuit is configured with a bias source created in the first power supply system, even if the drift in the level shift circuit's DC potential due to ripples and fluctuations included in the first power supply circuit can be absorbed, the Second, it is impossible to prevent the effects of power fluctuations.
特にECL回路においては、レベルシフト回路の出力直
流電位が信号の受は手のトランジスタのベース電位と等
しく、受は手の回路の電源電圧とベース電位との間には
常にトランジスタが飽和しない様な電位差を保つ必要が
有figcL回路において、従来のレベルシフト回路を
用いると、各々独立に生ずる′4源の変動によってトラ
ンジスタのベースコレクタ間電圧が変化し、動作スピー
ドの劣化や飽和といった不都合を生じる。In particular, in ECL circuits, the output DC potential of the level shift circuit is equal to the base potential of the transistor at the signal receiver, and the receiver is always between the power supply voltage of the circuit at hand and the base potential so that the transistor does not saturate. If a conventional level shift circuit is used in a figcL circuit in which it is necessary to maintain a potential difference, the base-collector voltage of the transistor changes due to fluctuations in the '4 sources that occur independently, resulting in disadvantages such as deterioration of operating speed and saturation.
本発明のレベルシフト回路は、異なった電源間の′電位
差を検出し、その差電圧に応じて電流が増減する電流源
と、前述の電流源と抵抗を介して接続されたエミッタホ
ロワとを有している。The level shift circuit of the present invention includes a current source that detects a potential difference between different power supplies and whose current increases or decreases depending on the voltage difference, and an emitter follower that is connected to the above-mentioned current source via a resistor. ing.
第1図に本拠明の一実施例を示す。本実施例は、電源電
圧の異なるgCL回路同志を直流的に結合するレベルシ
フト回路である。1は第一の電源端子で電圧値はVl
、 2は第二の電源端子で電圧はv2であ[Vx)Vs
とする。第1図の回路では抵抗、トランジスタ、電流源
13,14,15,16゜17から成るORの出力を1
2.10,9.8から成るレベルシフト回路を用いて1
9,20.21゜22.23.24から成るORへ伝送
する。トランジスタ21のベース電位つまシレベルシフ
ト回路の出力端子11の直流電位v11は常に一定に保
たれる必要は無いが、Vs、Vzの独立した変動に対し
、V2−Vllの値は、トランジスタ21を飽和させな
い値を常に確保しなければならない。Vllの値は式■
で与えられる。13の値を几tn、17の電流値2φI
E、抵抗5,7,8.10の値をそレソレ、R’ 、
R,? 、R8、RIOトL、Vt−Vx=ΔVとおく
と、
・・・・・・・・・■
よりて端子11の電位と電源2との電位差は式■よシ明
らかなように本発明から成るレベルシフト回路において
は、伝送されるべき信号の受は手の電源電圧とレベルシ
フト回路の出力端の直流電位の差は、抵抗によってのみ
決定されることがわかる。回路の設計において式■の値
をゼロにすることは容易であり、異なる電源系同志での
信号の伝送における直流レベルは、ECL回路の動作に
支障をきたすこと無く管理できる。FIG. 1 shows an embodiment of Akira Motobu. This embodiment is a level shift circuit that connects gCL circuits having different power supply voltages in a DC manner. 1 is the first power supply terminal and the voltage value is Vl
, 2 is the second power supply terminal and the voltage is v2 [Vx)Vs
shall be. In the circuit shown in Fig. 1, the output of the OR consisting of resistors, transistors, and current sources 13, 14, 15, and 16°17 is 1.
1 using a level shift circuit consisting of 2.10 and 9.8.
9, 20.21° 22.23.24. Although the base potential of the transistor 21 and the DC potential v11 of the output terminal 11 of the level shift circuit do not always need to be kept constant, the value of V2-Vll will vary depending on the You must always ensure a value that does not saturate. The value of Vll is the formula ■
is given by The value of 13 is 几tn, the current value of 17 is 2φI
E, the values of resistors 5, 7, 8.10, R',
R,? , R8, RIO, Vt-Vx = ΔV, ・・・・・・・・・■ Therefore, the potential difference between the potential of terminal 11 and the power supply 2 is calculated from the formula (■).As is clear from the present invention, It can be seen that in the level shift circuit consisting of the following, the difference between the power supply voltage at which the signal to be transmitted is received and the DC potential at the output end of the level shift circuit is determined only by the resistance. It is easy to make the value of equation (2) zero in circuit design, and the DC level in signal transmission between different power supply systems can be managed without interfering with the operation of the ECL circuit.
以上説明した様に、異なる電源系の電圧差に比例して、
レベルシフトに用いるエミッタホロワの電流源の電流を
増減させることで、エミッタホロワの工ばヴタに電流源
と直列に接続された抵抗の電圧降下を二電源間の電位差
に応じて変化させることで、信号の受は手であるたシ低
い電源系で動作している回路の動作点を飽和や速度を劣
化せしむる領域へ追い込むこと無くレベルシフトが行な
える効果が有る。又本発明はトランジスタのPNP、N
PNの別無〈実施できる。As explained above, in proportion to the voltage difference between different power supply systems,
By increasing or decreasing the current in the emitter follower's current source used for level shifting, the voltage drop across the resistor connected in series with the emitter follower's current source can be changed in accordance with the potential difference between the two power supplies. The effect is that level shifting can be carried out manually without pushing the operating point of a circuit operating on a low power supply system into a region where it saturates or degrades speed. The present invention also provides transistor PNP, N
Regardless of PN, it can be implemented.
第1図は本発明の一実施例を示す回路図である。
l・・・・・・第一の電源端子、2・・・・・・第二の
電源端子、3.4・・・・・・カレントミラ一対を成す
トランジスタ、5・・・・・・第一のカレントミラ一対
の電流値を決定する抵抗、6.9・・・・・・第二のカ
レントミラ一対を成すトランジスタ、7,8・・・・・
・第二のカレントミラ一対の電流比を決定する抵抗、1
0・・・・・・レベルシフト用抵抗、11・・・・・・
レベルシフト回路の出力端子、12・・・・・・レベル
シフト回路のエミッタホロワを構成するトランジスタ、
13 、14・・・・・・OR回・路を構成する抵抗、
15,16・・・・・・0几回路を成すトランジスタ、
17・・・・・・OR回路の定電流源、18・・・・・
・OR回路の人力信号、19.20・・・・・・信号の
受は手どなるOR回路の抵抗、21,22・・・・・・
信号の受は手となるOR回路のトランジスタ、23・・
・・・・定電流源、24・・・・・・ベースバイアス電
源、25・・・・・・接地点。FIG. 1 is a circuit diagram showing an embodiment of the present invention. 1...First power supply terminal, 2...Second power supply terminal, 3.4...Transistor forming a pair of current mirrors, 5...First power supply terminal. Resistor that determines the current value of the first pair of current mirrors, 6.9... Transistors forming the second pair of current mirrors, 7, 8...
・Resistor 1 that determines the current ratio of the second pair of current mirrors
0... Level shift resistor, 11...
Output terminal of the level shift circuit, 12...Transistor constituting an emitter follower of the level shift circuit;
13, 14...Resistance forming the OR circuit/circuit,
15, 16...Transistors forming a 0 circuit,
17... Constant current source of OR circuit, 18...
・The human input signal of the OR circuit, 19.20... The signal is received by the hand, the resistance of the OR circuit, 21, 22...
The signal is received by the OR circuit transistor, 23...
... Constant current source, 24 ... Base bias power supply, 25 ... Ground point.
Claims (1)
対値が低い第二の電源で動作する回路へ信号を直流的に
伝送するエミッタホロワを用いたレベルシフト回路にお
いて、第一、第二の電源電圧差を検出し電圧差の増減に
従って電流が同様に増減する電流源を有し、前述の電流
源が抵抗を介しエミッタホロワのエミッタ電流路に直列
に接続されたことを特徴とするレベルシフト回路。In a level shift circuit using an emitter follower that directly transmits a signal from a circuit operating on a first power supply system to a circuit operating on a second power supply whose absolute value is lower than that of the first power supply system, The level has a current source that detects a difference in two power supply voltages and whose current increases or decreases in the same way as the voltage difference increases or decreases, and the current source is connected in series to the emitter current path of the emitter follower via a resistor. shift circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61047564A JPH0681031B2 (en) | 1986-03-04 | 1986-03-04 | Level shift circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61047564A JPH0681031B2 (en) | 1986-03-04 | 1986-03-04 | Level shift circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62203418A true JPS62203418A (en) | 1987-09-08 |
JPH0681031B2 JPH0681031B2 (en) | 1994-10-12 |
Family
ID=12778714
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61047564A Expired - Lifetime JPH0681031B2 (en) | 1986-03-04 | 1986-03-04 | Level shift circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0681031B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0590246A2 (en) * | 1992-09-29 | 1994-04-06 | Motorola, Inc. | Power supply dependent input buffer |
JP2004120735A (en) * | 2002-09-02 | 2004-04-15 | Canon Inc | Input circuit, display device, and information display device |
JP2009159111A (en) * | 2007-12-25 | 2009-07-16 | Sanyo Electric Co Ltd | Level shift circuit |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60124107A (en) * | 1983-12-08 | 1985-07-03 | Nec Corp | Amplifier circuit |
-
1986
- 1986-03-04 JP JP61047564A patent/JPH0681031B2/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60124107A (en) * | 1983-12-08 | 1985-07-03 | Nec Corp | Amplifier circuit |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0590246A2 (en) * | 1992-09-29 | 1994-04-06 | Motorola, Inc. | Power supply dependent input buffer |
EP0590246A3 (en) * | 1992-09-29 | 1994-08-17 | Motorola Inc | Power supply dependent input buffer |
JP2004120735A (en) * | 2002-09-02 | 2004-04-15 | Canon Inc | Input circuit, display device, and information display device |
JP2009159111A (en) * | 2007-12-25 | 2009-07-16 | Sanyo Electric Co Ltd | Level shift circuit |
Also Published As
Publication number | Publication date |
---|---|
JPH0681031B2 (en) | 1994-10-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6292031B1 (en) | Level shift circuit with common mode level control | |
US4647839A (en) | High precision voltage-to-current converter, particularly for low supply voltages | |
US4716358A (en) | Constant current circuits | |
JPS62203418A (en) | Level shift circuit | |
US5113146A (en) | Amplifier arrangement | |
US3610962A (en) | Bipolar receiver | |
US4498041A (en) | Constant current source circuit | |
US3579089A (en) | Stabilized power supply circuits | |
EP0851329B1 (en) | Integrated circuit for control device | |
US4404477A (en) | Detection circuit and structure therefor | |
GB1261737A (en) | Variable resistance circuit | |
KR20010074941A (en) | Electronic circuit | |
US3939433A (en) | Feedback circuit | |
JPH08167819A (en) | Transmitting circuit | |
JPH03283741A (en) | Signal transfer circuit | |
US5575003A (en) | Current mode AGC system for television tuner | |
US4318051A (en) | Symmetrically gain controlled differential amplifier | |
JP3578666B2 (en) | Reference frequency signal switching circuit | |
JPS61182307A (en) | Signal processing circuit | |
JPH0540456Y2 (en) | ||
KR940003081Y1 (en) | Diff amplifier | |
JPS6354809A (en) | Bias circuit | |
JP2630014B2 (en) | Transistor breakdown voltage compensation circuit | |
JP2536311B2 (en) | Interface circuit | |
KR930003607Y1 (en) | Transformation/division circuit |