JPS6220317A - Jig for ion beam exposure - Google Patents
Jig for ion beam exposureInfo
- Publication number
- JPS6220317A JPS6220317A JP60159371A JP15937185A JPS6220317A JP S6220317 A JPS6220317 A JP S6220317A JP 60159371 A JP60159371 A JP 60159371A JP 15937185 A JP15937185 A JP 15937185A JP S6220317 A JPS6220317 A JP S6220317A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor substrate
- contact
- conductive
- ion beam
- beam exposure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明はイオンビーム露光用治具に関し、特に帯電現象
を防止できるイオンビーム露光用治具に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to an ion beam exposure jig, and more particularly to an ion beam exposure jig that can prevent charging phenomena.
卑−半導体基板−トに多数の半導体素子を組み込んだモ
ノリシ7・り型集積回路では、その中のすべての半導体
はプレーナー型構造になっている。このような半導体装
置は、不純物の選択的拡散、表面酸化膜のコンタクト用
窓明け、半導体表面保護のだめの絶縁膜の形成、および
最後のリード線取り出し用のボンディングパソド部分の
み配縁層の露出などの工程を経て形成される。In a monolithic integrated circuit in which a large number of semiconductor elements are assembled on a basic semiconductor substrate, all the semiconductors therein have a planar structure. Such semiconductor devices are manufactured by selectively diffusing impurities, opening contact windows in the surface oxide film, forming an insulating film to protect the semiconductor surface, and finally exposing the wiring layer only at the bonding pad for lead wire extraction. It is formed through the following steps.
上記工程のうち、半導体表向保護のだめの絶縁膜の形成
においては半導体基板表面のみ6.らず、側面および裏
面にも絶縁膜が形成される。そのため、イオンビーム・
描画法により、半導体表面に描画を行なう場合、絶縁膜
の存在により、帯電現象を起こし、半導体素子の特性の
変化あるいけ半導体素子を破壊する事がある。このよう
な荷電粒子による半導体素子の破壊から半導体素子を保
護するため、半導体基板内の荷電粒子を半導体外へ逃が
す必要がある。Of the above steps, in the formation of an insulating film to protect the surface of the semiconductor, only the surface of the semiconductor substrate 6. An insulating film is also formed on the side and back surfaces. Therefore, the ion beam
When drawing is performed on a semiconductor surface using a drawing method, the presence of an insulating film causes a charging phenomenon, which may change the characteristics of the semiconductor element or even destroy the semiconductor element. In order to protect the semiconductor element from being destroyed by such charged particles, it is necessary to release the charged particles within the semiconductor substrate to the outside of the semiconductor.
従来、荷電粒子を半導体基板外へ逃がすために、半導体
基板表面に、半導体基板表面の絶縁膜保護のためレジス
トを被着した半導体基板を絶縁膜のエツチング液につけ
、半導体基板裏面の絶縁膜だけをエツチングした後、半
導体基板表面に被着1〜だレジストをレジスト剥離液に
より、剥離し、次に、イオンビーム描画用レジストを半
導体基板表面に被着し、半導体基板裏面には、荷電粒子
を半導体基板外へ逃がすだめの金属性ビンを立て、イオ
ンビーム描画を行っ−こいだ。Conventionally, in order to allow charged particles to escape from the semiconductor substrate, a semiconductor substrate coated with a resist to protect the insulating film on the surface of the semiconductor substrate is dipped in an etching solution for the insulating film, and only the insulating film on the back side of the semiconductor substrate is etched. After etching, the resist deposited on the surface of the semiconductor substrate is peeled off using a resist stripping solution. Next, a resist for ion beam writing is deposited on the surface of the semiconductor substrate, and charged particles are applied to the back surface of the semiconductor substrate. A metal bottle was set up to allow the ions to escape from the substrate, and ion beam lithography was carried out.
第2図td従来のイオンビーノ、露光用治具およびぞの
使用例を説明するだめの断111図である。第2図には
、イオンビーノ・線光用治具に半導体基板11が装着さ
れた状態を示している。FIG. 2 is a cross-sectional view 111 illustrating an example of the use of a conventional ion vino, an exposure jig, and the like. FIG. 2 shows a state in which the semiconductor substrate 11 is mounted on the ionbeno/ray beam jig.
まず、半導体基板11は装着に先立ち裏面の絶縁膜は表
向および側面の絶縁膜12とは別に、複雑な写A蝕jJ
I技術により裏面全体にわたり1ノチング除去される。First, before the semiconductor substrate 11 is mounted, the insulating film on the back surface is subjected to complicated photo-etching, separately from the insulating films 12 on the front and side surfaces.
One notch is removed over the entire back surface using the I technique.
次いで半導体基&lのMO8I・ノン;ンスタのゲー
ト電極14.導電膜18等を設けた表面にイオンビーム
レジスト14を被着し、次にこの半導体基板11をイオ
ンビーム露光用治具に装着する。この治具は半導体基板
に照射されることにより発生する荷電粒子を逃がすだめ
の導電性ビン17およびウニノル−支持台16およびウ
ェハー保持具15により構成されている。ここで、半導
体基板中の荷電粒子は半導体基板11から導電ビン17
を通り、ウニ・・−支持台16から゛アース端子への逃
がされる。Next, the semiconductor base &l MO8I non-star game
G electrode 14. An ion beam resist 14 is applied to the surface on which the conductive film 18 and the like are provided, and then this semiconductor substrate 11 is mounted on an ion beam exposure jig. This jig is composed of a conductive bottle 17 for releasing charged particles generated by irradiating the semiconductor substrate, a Uninor support stand 16, and a wafer holder 15. Here, the charged particles in the semiconductor substrate are transferred from the semiconductor substrate 11 to the conductive bottle 17.
The sea urchin... is released from the support base 16 to the earth terminal.
上i【シしたような1オンビーム露光用治具を使用して
雑光する半導体装置の製造においては、半導体基板表面
の保穫絶縁膜がないため、裏面からの不純物拡散を許し
、半導体素子に態形wを及はすのみならず、半導体基板
と半導体表面保護絶縁膜の熱膨張係数の違いにより、半
導体基板に反りか起とり、反りによる応力のため、半導
体素子の特性に影臀を及トす。また半導体基板1上の絶
縁膜をエソブノグするだめの工程は複雑であり、不純物
の没入を招き易いという欠点がある。When manufacturing semiconductor devices that use a one-on-beam exposure jig like the one described above, which produces mixed light, there is no protective insulating film on the surface of the semiconductor substrate, which allows impurities to diffuse from the back surface, causing damage to the semiconductor element. In addition to the shape W, warping occurs in the semiconductor substrate due to the difference in thermal expansion coefficient between the semiconductor substrate and the semiconductor surface protection insulating film, and the stress caused by the warp affects the characteristics of the semiconductor element. Toss. Further, the process of etching the insulating film on the semiconductor substrate 1 is complicated, and there is a drawback that impurities are likely to be immersed therein.
〔問題点を解決するだめの手段、j
本発明のイオンビーム露光用治具は、41!性の接触針
を半導体基板に接触させて荷電粒子を逃が1−7つつイ
オンビーム露光するのに使用するイオノビーム露光用治
具において、iII記接触針’r−#4ir Mr、半
導体基板上に被着された感光性被膜を貫通して半導体基
板に接触せしめる手段と、該接触針をアース電位に接続
する手段とを含んで構成される。[Means for solving the problem, j The ion beam exposure jig of the present invention is 41! In the ion beam exposure jig used to perform ion beam exposure while allowing charged particles to escape by bringing a contact needle into contact with a semiconductor substrate, the contact needle 'r-#4ir Mr. The device includes means for penetrating the applied photosensitive coating and contacting the semiconductor substrate, and means for connecting the contact needle to ground potential.
第1図は本発明の一実施例を説明するための半導体基板
を装着1〜たイオンビーム露光用治具の断面図である。FIG. 1 is a sectional view of an ion beam exposure jig in which a semiconductor substrate is mounted 1 to 1 for explaining an embodiment of the present invention.
本発明の一実施例のイオンビーム露光用治具は、ウニ・
・−保持共5.導電性ウエノ・−支持台6および導電性
の接触針7よりなり導電性の接触針7はテノロンのよう
な絶縁体のウニ・・−保持共5に固定されている。そし
−C接触針7の一端は導電性ウェハー支持台6に接触し
ている。An ion beam exposure jig according to an embodiment of the present invention includes sea urchins,
・-Retention 5. The conductive contact needle 7 is composed of a conductive support 6 and a conductive contact needle 7, and the conductive contact needle 7 is fixed to an insulator support 5 such as Tenoron. One end of the -C contact needle 7 is in contact with the conductive wafer support 6.
一方、半導体基板1上に411!:膜8が存在する場合
は、半導体基板1は表面にレジスト4を被着l〜だ後、
イオンビーム露光用治具に設置される。もし、半導体基
板1上に4電膜が存在しない場合には、半導体基板10
表向に導電膜8、例えばメサ(SnO,)のような膜を
被着1.た後、レジスト4を被着1.その後イオンビー
ム露光用治具に設置する。On the other hand, 411! on the semiconductor substrate 1! : When the film 8 is present, the semiconductor substrate 1 is coated with the resist 4 on the surface, and then
It is installed in an ion beam exposure jig. If there is no four-electrode film on the semiconductor substrate 1, the semiconductor substrate 10
1. Deposit a conductive film 8 on the surface, such as a mesa (SnO,) film. After applying resist 4, 1. After that, it is placed in an ion beam exposure jig.
なお、し11λばMO8hランジスタのゲート電極3け
榊市、+′トであるがごく一部のため接触針7に接触で
き2(、いので上記IJrように===h+sがつけら
ねでいる3、半導体基板1を設置時、接触針7はレジス
ト4を貫通!導電膜8に接触する。In addition, if 11λ is the gate electrode of the MO8h transistor, the gate electrode 3 is +', but since it is only a small part, it cannot contact the contact needle 7, so ===h+s cannot be attached as in the above IJr. 3. When the semiconductor substrate 1 is installed, the contact needle 7 penetrates the resist 4 and comes into contact with the conductive film 8.
以−1−の、「うに設iされだ半導体基板1にイオンビ
ーノ・が照射されると、荷電粒子は導を膜8から接触針
7、式らに導市、性つゴノ・−支持台6を通りアース端
子へと逃がされる。As described in 1-1 above, when the semiconductor substrate 1 is irradiated with ion beams, the charged particles conduct the conduction from the membrane 8 to the contact needle 7, which leads to the surface of the semiconductor substrate 1. It passes through the stand 6 and escapes to the ground terminal.
r発明の効果]
J!j十説明IJように、本発明に、1:わけ、半導体
装置の製造過程において、荷11c粒子の影響をなくり
、不純物の侵入や反りによる半導体素子の特性劣化を招
くと−となく、かつ工程が単純化され、従って製造工程
の作業性が向上L、高品質の半導体を安価に提供できる
という効果がある。r Effect of invention] J! According to the present invention, 1: In particular, in the manufacturing process of semiconductor devices, the influence of particles 11c is eliminated, causing deterioration of the characteristics of semiconductor elements due to the intrusion of impurities and warping. The process is simplified, the workability of the manufacturing process is improved, and high-quality semiconductors can be provided at low cost.
6一
第1図は本発明の 吏流側の゛1′導体基板4−装府1
.たイ4/ビーム蕗九用冶共の断面図、第2.図tit
91來の11シビーノ、蕗光用Wi共(tある。
1 ・・・・・・−土導イ本基板、 2・・・・・絶縁
1模、 :う・・・・・・MO8lランジスメのゲーl
−,4・・・・・・感光性被膜、5・・・・(〕F・・
・−保持共、(i・・・・・1シ、・・−支持台、7・
・・・・・導電、+′1接触針、8・・・・・・導電膜
、9・・・・・・絶縁膜、11・・・・半導体基板、1
2・・・・・絶縁1a、l:s・・・・・・MOS )
フユ/ジスタのゲー 1・、14・・・・・・感光+′
1被Pa、15・・・・・・ウェハー保持共、16・・
・・・つJ・・−支持台、17・・・・・・4嵐ビン、
18・・・・・・導電n飢。
代J中人 リ(伊11土 内 原 晋第 f 図6-Fig. 1 shows the conductor board 4-board 1 on the flow side of the present invention.
.. 4/Cross-sectional view of the beam fittings, 2nd. figure tit
11 Sivino from 1991, Wi for Fukko (there is t. Game
-, 4...Photosensitive coating, 5...(]F...
・-Holding, (i...1shi,...-Supporting stand, 7.
... Conductive, +'1 contact needle, 8 ... Conductive film, 9 ... Insulating film, 11 ... Semiconductor substrate, 1
2...Insulation 1a, l:s...MOS)
Fuyu/Jista's game 1, 14...Photosensitivity +'
1 Pa, 15...Wafer holding, 16...
...J...-Support stand, 17...4 Arashi bottle,
18...conductivity n starvation. Dai J Chunin Ri (Italy 11th Earth, Uchihara Susumu f)
Claims (1)
がしつつイオンビーム露光をするのに使用するイオンビ
ーム露光用治具であって、前記接触針を前記半導体基板
上に被着された感光性被膜を貫通して半導体基板に接触
せしめる手段と、該接触針をアース電位に接続する手段
とを含むことを特徴とするイオンビーム露光用治具。An ion beam exposure jig used to perform ion beam exposure by bringing a conductive contact needle into contact with a semiconductor substrate and releasing charged particles, the jig being used to perform ion beam exposure by bringing a conductive contact needle into contact with a semiconductor substrate, the contact needle being attached to a photosensitive material on the semiconductor substrate. 1. An ion beam exposure jig comprising: means for penetrating a transparent coating to contact a semiconductor substrate; and means for connecting the contact needle to a ground potential.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60159371A JPS6220317A (en) | 1985-07-18 | 1985-07-18 | Jig for ion beam exposure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60159371A JPS6220317A (en) | 1985-07-18 | 1985-07-18 | Jig for ion beam exposure |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6220317A true JPS6220317A (en) | 1987-01-28 |
Family
ID=15692364
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60159371A Pending JPS6220317A (en) | 1985-07-18 | 1985-07-18 | Jig for ion beam exposure |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6220317A (en) |
-
1985
- 1985-07-18 JP JP60159371A patent/JPS6220317A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4088799A (en) | Method of producing an electrical resistance device | |
TW439163B (en) | Probe card and method for forming it | |
US4205099A (en) | Method for making terminal bumps on semiconductor wafers | |
US3853650A (en) | Stress sensor diaphragms over recessed substrates | |
EP0051396A2 (en) | Process for preparing thin film transistor arrays | |
US3074145A (en) | Semiconductor devices and method of manufacture | |
JPS5933267B2 (en) | Failure analysis method for semiconductor devices | |
JPS6097675A (en) | Method of producing thin film transistor with automatic centering grid | |
US4485553A (en) | Method for manufacturing an integrated circuit device | |
US4347264A (en) | Method of applying contacts to a silicon wafer and product formed thereby | |
JPS6220317A (en) | Jig for ion beam exposure | |
US4011144A (en) | Methods of forming metallization patterns on beam lead semiconductor devices | |
US3367806A (en) | Method of etching a graded metallic film | |
US3723178A (en) | Process for producing contact metal layers consisting of chromium or molybdenum on semiconductor components | |
JPS60224219A (en) | Manufacture of semiconductor device and electron ray exposure jig thereof | |
JPS6220318A (en) | Manufacture of semiconductor device | |
JPH0661233A (en) | Manufacture of semiconductor device | |
JPS6336548A (en) | Semiconductor device and manufacture thereof | |
JPS61290740A (en) | Manufacture of semiconductor device | |
JPS5587434A (en) | Antistatic method at electron beam exposure | |
JPS61141158A (en) | Formation of bump electrode | |
JPH01187926A (en) | Manufacture of mask and reticle | |
JPS60502129A (en) | How to repair buried contacts in MOSFET devices | |
JPS60149137A (en) | Etching apparatus | |
JPH04354145A (en) | Manufacture of semiconductor device |