JPS62176268A - Data compressing system - Google Patents

Data compressing system

Info

Publication number
JPS62176268A
JPS62176268A JP61017078A JP1707886A JPS62176268A JP S62176268 A JPS62176268 A JP S62176268A JP 61017078 A JP61017078 A JP 61017078A JP 1707886 A JP1707886 A JP 1707886A JP S62176268 A JPS62176268 A JP S62176268A
Authority
JP
Japan
Prior art keywords
compressing
compression
data
image data
compressed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61017078A
Other languages
Japanese (ja)
Other versions
JPH0789650B2 (en
Inventor
Takashi Minagawa
皆川 孝
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP61017078A priority Critical patent/JPH0789650B2/en
Publication of JPS62176268A publication Critical patent/JPS62176268A/en
Publication of JPH0789650B2 publication Critical patent/JPH0789650B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Abstract

PURPOSE:To improve the transmitting time of data and the accumulating efficiency of the data by executing plural compressing actions with a different compressing system in parallel and compressing image data by the compressing system with a satisfactory compressing efficiency. CONSTITUTION:The image data to be compressed, which are inputted from an image input part 10 are stored into a MEMO. The stored image data are transferred in parallel to compressing circuits 1-N, and the compression by respective systems is executed by respective compressing circuits 1-N. At such a time, respective compressing circuits 1-N store the compressed data to a MEMI and the data length after compression is counted by a counter 21. The completion of all compressing systems is awaited, an MPUO compares the counting value of respective compressing systems and the counting value determines the minimum compressing system. Thus, by transferring the compressed data to the MEMO with the determined compressing system, the best compressing image data can be obtained.

Description

【発明の詳細な説明】 (技術分野) 本発明はイメージデータの圧縮方式に関するものである
DETAILED DESCRIPTION OF THE INVENTION (Technical Field) The present invention relates to an image data compression method.

(従来技術) 従来、イメージの伝送、蓄積に際し、イメージデータを
圧縮することがなされている。このようにイメージデー
タの圧縮を行なった場合に、イメージデータの内容によ
り圧縮率が異なるものである。また、同一のイメージデ
ータに対して異なった圧縮方式で圧縮を行なった場合に
も圧縮率か圧縮方式より異なる。
(Prior Art) Conventionally, image data has been compressed when transmitting and storing images. When image data is compressed in this way, the compression rate differs depending on the content of the image data. Furthermore, even when the same image data is compressed using different compression methods, the compression ratio will differ depending on the compression method.

(目  的) 本発明は以上の点に鑑みてなされたもので、イメージデ
ータを圧縮効率の良い方式によりデータ圧縮を行い、デ
ータの伝送時間、データの蓄積効率の改善をはかること
を目的とするものである。
(Purpose) The present invention has been made in view of the above points, and an object of the present invention is to compress image data using a method with high compression efficiency, thereby improving data transmission time and data storage efficiency. It is something.

(実施例) 以下、本発明を好ましい実施例を用いて詳説する。(Example) Hereinafter, the present invention will be explained in detail using preferred examples.

第1図は本発明を適用したイメージデータ圧縮装置の一
実施例である。
FIG. 1 shows an embodiment of an image data compression device to which the present invention is applied.

10はイメージデータを人力する画像人力部、MPU0
はシステム全体を制御する制御部であり、MEMOはM
PU用のプログラム及び圧縮すべぎイメージデータ、圧
縮された圧縮データ等を格納するメモリである。複数の
圧縮回路1−Nは夫々異なる圧縮方式によりイメージデ
ータを圧縮する。これらMPU0.MEMO及び圧縮回
路1−N、画像人力部10はバスを介して接続されてい
る。また、+1は圧縮されたイメージデータを出力する
画像出力部である。
10 is an image processing unit that manually processes image data, MPU0
is the control unit that controls the entire system, and MEMO is the control unit that controls the entire system.
This is a memory that stores PU programs, compressed image data, compressed data, etc. The plurality of compression circuits 1-N compress image data using different compression methods. These MPU0. The MEMO and compression circuits 1-N and the image processing unit 10 are connected via a bus. Further, +1 is an image output unit that outputs compressed image data.

第2図は第1図示の圧縮回路1〜Nの一実施例である。FIG. 2 shows an embodiment of the compression circuits 1 to N shown in FIG.

MPU +は圧縮回路全体の動作を制御であり、MEM
Iは圧縮データを格納するメ干りである。ROMは例え
ばMH,MR,MMR等の圧縮論理がプログラムされた
メモリである。カウンタ21は圧縮後のデータ数を数え
るカウンタ。
MPU + controls the operation of the entire compression circuit, and MEM
I is a key to store compressed data. The ROM is a memory in which compression logic such as MH, MR, and MMR is programmed. The counter 21 is a counter that counts the number of data after compression.

コマンドReg23は、第1図示のMPUOよりトライ
バ/レシーバ22を介して圧縮回路に対するコマンドを
人力するレシスタである。
The command Reg 23 is a register that manually inputs a command to the compression circuit from the MPUO shown in the first diagram via the driver/receiver 22.

以下、図面にそって動作説明する。第3図は動作手順を
示すフローチャートである。
The operation will be explained below with reference to the drawings. FIG. 3 is a flowchart showing the operating procedure.

装管全体の制御としては、画像人力部lOから人力した
圧縮ずべぎイメージデータをMEMOに格納する。格納
されたイメージデータを圧縮回路l〜Nに対してパラレ
ルに転送し、各圧縮回路1〜Nにより各方式の圧縮を行
う。この時に各圧縮回路1〜Nは、圧縮されたデータを
MEMIに格納すると同時にカウンタ21にて圧縮後の
データ長をかそえる。
To control the entire system, compressed image data manually generated from the image processing unit IO is stored in MEMO. The stored image data is transferred in parallel to the compression circuits 1-N, and each compression circuit 1-N performs compression using each method. At this time, each of the compression circuits 1 to N stores the compressed data in the MEMI, and at the same time counts the length of the compressed data in the counter 21.

全圧縮方式の終了を待って、MPUOは各圧縮方式のカ
ウンタ値を比較し、カウンタ値が最小の圧縮方式を決定
する。決定した圧縮方式の圧縮回路のMEM 1に格納
された圧縮データをMEMOへ転送する事により最良(
圧縮効率が最大)の圧縮方式により圧縮されたイメージ
データを得る事が出来る。その圧縮されたデータは、画
像出力部10により伝送、蓄積等の後処理を行うが本説
明では省略する。その場合に、イメージデータの圧縮方
式を示すデータを付加して転送することは、もちろんで
ある。
After all compression methods are completed, the MPUO compares the counter values of each compression method and determines the compression method with the smallest counter value. By transferring the compressed data stored in MEM 1 of the compression circuit of the determined compression method to MEMO,
It is possible to obtain image data compressed using a compression method with the highest compression efficiency. The compressed data is subjected to post-processing such as transmission and storage by the image output unit 10, but this explanation will be omitted. In that case, it goes without saying that data indicating the compression method of the image data is added and transferred.

第4図は本発明による他の実施例の動作を示すフローチ
ャートである。
FIG. 4 is a flowchart showing the operation of another embodiment according to the present invention.

他の実施例は各圧縮回路1〜NのMEM 1を無くすか
、又は、少なくするものである。各圧縮回路1−Nは、
まず、イメージデータに対して圧縮処理を行う場合に圧
縮したデータをMEM 1に格納せずにデータ長のみの
カウントをカウンタ21により行う。その後各圧縮回路
1−Nの夫々のカウンタ値により、前述の様にして圧縮
方式の決定後、決定された圧縮方式の圧縮回路にてイメ
ージデータに対して再度、圧縮処理を行い、圧縮された
データをMEMOに転送する。
Other embodiments eliminate or reduce MEM 1 in each compression circuit 1-N. Each compression circuit 1-N is
First, when compression processing is performed on image data, the compressed data is not stored in the MEM 1, but only the data length is counted by the counter 21. After that, the compression method is determined as described above based on the counter value of each compression circuit 1-N, and the image data is compressed again in the compression circuit of the determined compression method. Transfer data to MEMO.

尚、以上の処理はコマンドRegの内容によりMPU 
1が制御する。この他の実施例の処理では各圧縮回路1
〜NのMEMIの容量を最少限とする又は無くす事が可
能である。
Note that the above processing is performed by the MPU depending on the contents of the command Reg.
1 controls. In the process of this other embodiment, each compression circuit 1
~N MEMI capacity can be minimized or eliminated.

(効  果) 以上説明した様に、本発明によるとイメージデルタの圧
縮方法を複数有する事により、最良の圧縮方式を選択す
る事が可能であり、圧縮データの伝送を行う場合には伝
送時間の短縮、イメージデータを蓄積する場合には蓄積
効率が上昇する。
(Effects) As explained above, according to the present invention, by having multiple image delta compression methods, it is possible to select the best compression method, and when transmitting compressed data, the transmission time can be reduced. When shortening and storing image data, the storage efficiency increases.

【図面の簡単な説明】[Brief explanation of drawings]

第1図はイメージデータ圧縮装置の一実施例を示す図、
第2図は圧縮回路の一実施例を示す図、第3図は第1図
示実施例の動作手順を示すフローチャー]・図、第4図
は他の実施例の動作手順を示すフローチャーI・図てあ
り、MPUOは制御部、MEMOはメモリ、1〜Nは圧
縮回路である。 Busへ
FIG. 1 is a diagram showing an embodiment of an image data compression device;
Fig. 2 is a diagram showing one embodiment of the compression circuit, Fig. 3 is a flowchart showing the operating procedure of the first illustrated embodiment], and Fig. 4 is a flowchart I showing the operating procedure of another embodiment. - In the figure, MPUO is a control unit, MEMO is a memory, and 1 to N are compression circuits. To Bus

Claims (1)

【特許請求の範囲】[Claims] 圧縮すべきイメージデータに対して、圧縮方式の異なる
複数の圧縮により、並行して各圧縮動作を実行し、圧縮
効率の良い圧縮方式によりイメージデータを圧縮するデ
ータ圧縮方式。
A data compression method that executes compression operations in parallel on image data to be compressed using multiple compression methods using different compression methods, and compresses the image data using a compression method with high compression efficiency.
JP61017078A 1986-01-29 1986-01-29 Image processing device Expired - Fee Related JPH0789650B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61017078A JPH0789650B2 (en) 1986-01-29 1986-01-29 Image processing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61017078A JPH0789650B2 (en) 1986-01-29 1986-01-29 Image processing device

Publications (2)

Publication Number Publication Date
JPS62176268A true JPS62176268A (en) 1987-08-03
JPH0789650B2 JPH0789650B2 (en) 1995-09-27

Family

ID=11933939

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61017078A Expired - Fee Related JPH0789650B2 (en) 1986-01-29 1986-01-29 Image processing device

Country Status (1)

Country Link
JP (1) JPH0789650B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01140471A (en) * 1987-11-27 1989-06-01 Matsushita Electric Ind Co Ltd Picture data file processor

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5857864A (en) * 1981-09-30 1983-04-06 Ricoh Co Ltd Multilevel picture data compressing method

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5857864A (en) * 1981-09-30 1983-04-06 Ricoh Co Ltd Multilevel picture data compressing method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01140471A (en) * 1987-11-27 1989-06-01 Matsushita Electric Ind Co Ltd Picture data file processor

Also Published As

Publication number Publication date
JPH0789650B2 (en) 1995-09-27

Similar Documents

Publication Publication Date Title
CN110677402A (en) Data integration method and device based on intelligent network card
US11960421B2 (en) Operation accelerator and compression method
US5394189A (en) Motion picture coder and system for controlling the same
CN111193916B (en) Operation method
Kikuchi et al. A single-chip 16-bit 25-ns real-time video/image signal processor
JPS62176268A (en) Data compressing system
US4065639A (en) Synchronous transmission control system
CN111382853B (en) Data processing device, method, chip and electronic equipment
CN111382856B (en) Data processing device, method, chip and electronic equipment
JP2819661B2 (en) Discrete cosine transform / scalar quantization transform circuit
JPH01270175A (en) Picture processor
JP3520907B2 (en) Sort processing method, sort processing method, and recording medium recording sort processing program
JPH07141288A (en) Dma transfer system
JPS6191749A (en) Terminal control system
JPH05307515A (en) Data transfer equipment
JPS62182919A (en) Data transfer controller
JPH01268349A (en) Personal computer facsimile equipment
JPH02118748A (en) Input output control system
JPS62184529A (en) Data compressing and stretching device
JPS6310272A (en) Processing system for equi-load logic circuit
JPS62188467A (en) Picture segmenting device
JPH0589009A (en) Network controller
JPH0540716A (en) Computer system
JPH04294457A (en) Method for simplifying multistage logical circuit
JPH06268876A (en) Pattern superposing and encoding circuit

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees