JPS62169272A - ベクトル演算列ル−プアンロ−リング処理方式 - Google Patents

ベクトル演算列ル−プアンロ−リング処理方式

Info

Publication number
JPS62169272A
JPS62169272A JP61011577A JP1157786A JPS62169272A JP S62169272 A JPS62169272 A JP S62169272A JP 61011577 A JP61011577 A JP 61011577A JP 1157786 A JP1157786 A JP 1157786A JP S62169272 A JPS62169272 A JP S62169272A
Authority
JP
Japan
Prior art keywords
unrolling
loop
vector
operation sequence
vector operation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61011577A
Other languages
English (en)
Japanese (ja)
Other versions
JPH054712B2 (enExample
Inventor
Masaki Aoki
正樹 青木
Morie Sagawa
佐川　守江
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP61011577A priority Critical patent/JPS62169272A/ja
Publication of JPS62169272A publication Critical patent/JPS62169272A/ja
Publication of JPH054712B2 publication Critical patent/JPH054712B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Devices For Executing Special Programs (AREA)
  • Complex Calculations (AREA)
JP61011577A 1986-01-22 1986-01-22 ベクトル演算列ル−プアンロ−リング処理方式 Granted JPS62169272A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61011577A JPS62169272A (ja) 1986-01-22 1986-01-22 ベクトル演算列ル−プアンロ−リング処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61011577A JPS62169272A (ja) 1986-01-22 1986-01-22 ベクトル演算列ル−プアンロ−リング処理方式

Publications (2)

Publication Number Publication Date
JPS62169272A true JPS62169272A (ja) 1987-07-25
JPH054712B2 JPH054712B2 (enExample) 1993-01-20

Family

ID=11781767

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61011577A Granted JPS62169272A (ja) 1986-01-22 1986-01-22 ベクトル演算列ル−プアンロ−リング処理方式

Country Status (1)

Country Link
JP (1) JPS62169272A (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03150636A (ja) * 1989-11-08 1991-06-27 Matsushita Electric Ind Co Ltd コンパイル方法
JPH04155529A (ja) * 1990-10-19 1992-05-28 Fujitsu Ltd コンパイラ装置
JP2009070070A (ja) * 2007-09-12 2009-04-02 Nec Corp コンパイラ及びコンパイル方法

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03150636A (ja) * 1989-11-08 1991-06-27 Matsushita Electric Ind Co Ltd コンパイル方法
JPH04155529A (ja) * 1990-10-19 1992-05-28 Fujitsu Ltd コンパイラ装置
JP2009070070A (ja) * 2007-09-12 2009-04-02 Nec Corp コンパイラ及びコンパイル方法

Also Published As

Publication number Publication date
JPH054712B2 (enExample) 1993-01-20

Similar Documents

Publication Publication Date Title
JP4077252B2 (ja) コンパイラプログラムおよびコンパイル処理方法
US5930510A (en) Method and apparatus for an improved code optimizer for pipelined computers
US5867711A (en) Method and apparatus for time-reversed instruction scheduling with modulo constraints in an optimizing compiler
US5835776A (en) Method and apparatus for instruction scheduling in an optimizing compiler for minimizing overhead instructions
US6113650A (en) Compiler for optimization in generating instruction sequence and compiling method
US5809308A (en) Method and apparatus for efficient determination of an RMII vector for modulo scheduled loops in an optimizing compiler
JPH0814817B2 (ja) 自動ベクトル化方法
JP2004234126A (ja) コンパイラ装置およびコンパイル方法
JPH11194948A (ja) コンパイラ最適化アルゴリズム
JPH0926884A (ja) バイナリ操作を必要とするタスク中に必要なフロー情報を使用可能とする方法および装置
US6064820A (en) Apparatus and method to incrementally update single static assignment (SSA) form
JP4719415B2 (ja) 情報処理システム及びコード生成方法
JPS62169272A (ja) ベクトル演算列ル−プアンロ−リング処理方式
US7073169B2 (en) Compiler device with branch instruction inserting unit
Hong et al. Rapid prototyping of DSP algorithms on VLIW TMS320C6701 DSP
JP3196625B2 (ja) 並列化コンパイル方式
Kessler et al. EPIC-a retargetable, highly optimizing Lisp compiler
JP3551352B2 (ja) ループ分割方法
JP2003256214A (ja) 配列拡張によるループ変換方法
De Sutter et al. On the use of subword parallelism in medical image processing
JPH09282177A (ja) プログラム変換方法およびコンパイラ
JP3542538B2 (ja) プログラム最適化処理装置及びプログラム最適化方法
CN118092931A (zh) 基于指导语句的函数向量化方法及系统
JP3311775B2 (ja) ポインタベクトル化方式
JPH11161500A (ja) 実行時依存解析を行う目的プログラムの生成方法

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees