JPS6214518A - Analog signal generator - Google Patents

Analog signal generator

Info

Publication number
JPS6214518A
JPS6214518A JP60153801A JP15380185A JPS6214518A JP S6214518 A JPS6214518 A JP S6214518A JP 60153801 A JP60153801 A JP 60153801A JP 15380185 A JP15380185 A JP 15380185A JP S6214518 A JPS6214518 A JP S6214518A
Authority
JP
Japan
Prior art keywords
output
input
triangular wave
counter
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60153801A
Other languages
Japanese (ja)
Inventor
Masanori Murata
村田 雅則
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP60153801A priority Critical patent/JPS6214518A/en
Publication of JPS6214518A publication Critical patent/JPS6214518A/en
Pending legal-status Critical Current

Links

Landscapes

  • Analogue/Digital Conversion (AREA)

Abstract

PURPOSE:To obtain an output signal of low distortion rate having a prescribed frequency with a simple circuit constitution by approximating the sine wave output to a triangular wave. CONSTITUTION:The input signal applied to an input terminal 6 passes an input means 1 and sets the counted value of a programmable counter 2. The counter 2 counts the clock from a clock generating means 3; and when the counted value reaches said set value, the counter 2 is reset by itself and inverts the polarity of an integrating circuit 4. The circuit 4 generates a voltage output, which changes linearly with time, in an output terminal 5 in accordance with a prescribed time constant, and the voltage change is inverted simultaneously with coming of a polarity inverting signal. Thus, the triangular wave corresponding to the input code is sent from the terminal 5. Since harmonic components of the triangular wave are a half of those of a staircase approximate waveform, a special filter is unnecessary or only a very simple filter is required.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はアナログ信号発生装置に関し、特に、電話機用
のトーンダイアラ−の様本 入力のデジタル信号に応じ
た周波数を有するアナログ出力波形を得るためのアナロ
グ信号発生装置に関するものである。
[Detailed Description of the Invention] [Industrial Application Field] The present invention relates to an analog signal generator, and in particular to a tone dialer for a telephone. The present invention relates to an analog signal generator.

〔従来の技術〕[Conventional technology]

従来、この種のアナログ信号発生装置は、水晶振動子等
によるクロック信号をプリセットカウンタによりカラン
トダウンし、D/Aによる階段状近似により、正弦波と
して合成していた。このとき、デジタル入力信号に応じ
て、プリセットカウンタの計数周期を決めるため高精度
の周波数を有するアナログ出力を得ることが可能である
Conventionally, this type of analog signal generation device has used a preset counter to down-currently clock a clock signal from a crystal oscillator or the like, and synthesized it into a sine wave using step-like approximation using a D/A. At this time, since the counting period of the preset counter is determined according to the digital input signal, it is possible to obtain an analog output having a highly accurate frequency.

現在、この種の機能を有するICは、多数実用に供され
ている。
Currently, many ICs having this type of function are in practical use.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

上述した従来のアナログ信号発生装置は、階段近似によ
り正弦波を合成するため、階段の各ステップに対応する
レベルを設定するためのDACおよびDACを駆動する
ためのいわゆるジ1ンソンカウンタ等の直並列変換回路
等が必要になり、非常に複雑な回路構成となる。そして
、階段近似の正弦波は、クロックに起因する高調波成分
が6dB10ctの傾斜により減衰するという特長を有
するため、たとえば帯域内の歪率規格が一20dR以下
であることが要求される様た電話機用のトーンダイアラ
−として使用する場合は、クロック周波数を高くするこ
とにより、高調波成分を帯域外に設定するか、あるいは
高次の低域通過フィルタが必要となる。前者の場合は階
段のステップ数が増加し、よシ正弦波に近くなるが、直
並列変換回路およびDACの段数をそれだけ増加させる
必要があシ、回路がさらに複雑になる。又、周波数精度
の劣化が必然的に伴なう。後者は内部の回路の複雑化け
もとよシ、外部の部品(主にコンデンサ)点数の増加を
もたらす。
The above-mentioned conventional analog signal generator synthesizes sine waves by staircase approximation, so it uses a series-parallel DAC to set the level corresponding to each step of the staircase and a so-called Johnson counter to drive the DAC. A conversion circuit and the like are required, resulting in a very complicated circuit configuration. Since the staircase-approximated sine wave has the characteristic that harmonic components caused by the clock are attenuated by a slope of 6 dB10 ct, for example, it is used in telephones where the in-band distortion rate standard is required to be 120 dR or less. When used as a tone dialer, it is necessary to set the harmonic components outside the band by increasing the clock frequency, or to use a high-order low-pass filter. In the former case, the number of steps in the staircase increases and the wave becomes closer to a sine wave, but it is necessary to increase the number of stages of the serial-to-parallel conversion circuit and DAC, making the circuit even more complicated. Moreover, deterioration of frequency accuracy is inevitably accompanied. The latter results in a more complex internal circuit and an increase in the number of external components (mainly capacitors).

〔問題点を解決するための手段〕[Means for solving problems]

本発明は上述の如き、従来の欠点に鑑みなされたもので
ある。
The present invention has been made in view of the conventional drawbacks as described above.

本発明は入力信号の入力手段と該入力信号により計数周
期が設定されるプリセットカウンタと該プリセットカウ
ンタの出力信号により極性が反転する積分回路と前記入
力信号に応じて前記積分回路の時定数を設定する手段と
を含み、前記入力信号に応じた周波数を有する三角波を
発生することを特徴とする、極めて簡潔力るアナログ信
号発生装置を提供するものである。
The present invention includes an input signal input means, a preset counter whose counting period is set by the input signal, an integrating circuit whose polarity is inverted by the output signal of the preset counter, and a time constant of the integrating circuit which is set according to the input signal. The present invention provides an extremely simple analog signal generating device characterized in that it includes means for generating a triangular wave and generates a triangular wave having a frequency corresponding to the input signal.

〔実施例〕〔Example〕

次に本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の一実施例を示す。同図において、1は
入力信号の入力手段、2はプログラマブルカウンタ、3
はクロック発生手段、4は積分回路、5は出力端子、6
は入力端子を示す。6に加えられた入力信号は入力手段
1を通して、プログラマブルカウンタ2の計数値をセッ
トする。プログラマブルカウンタ2はクロック発生手段
3からのクロックをカウントし、前記計数値に到達する
と同時に自らをリセットし、さらに、積分回路4の極性
を反転せしめる。積分回路4は所定の時定数に従って、
時間に対して線形に変化する電圧出力を出力端子5に生
じせしめるが、上述の、極性反転信号列束と同時に電圧
変化を反転せしめる。
FIG. 1 shows an embodiment of the invention. In the figure, 1 is an input signal input means, 2 is a programmable counter, and 3 is a programmable counter.
is a clock generation means, 4 is an integration circuit, 5 is an output terminal, 6
indicates an input terminal. The input signal applied to 6 is passed through input means 1 to set the count value of programmable counter 2. The programmable counter 2 counts the clock from the clock generating means 3, and at the same time as it reaches the count value, it resets itself and further inverts the polarity of the integrating circuit 4. The integrating circuit 4 operates according to a predetermined time constant.
A voltage output that changes linearly with respect to time is produced at the output terminal 5, but the voltage change is reversed simultaneously with the above-mentioned polarity inversion signal train.

この様にして出力端子5よシ、入力コードに応゛じた周
期を有する三角波が送出されることになる。
In this way, a triangular wave having a period corresponding to the input code is sent out from the output terminal 5.

この場合、積分回路40時定数が常に一定とすると得ら
れる出力信号は、周波数に反比例した振幅を有するもの
となることは容易に理解できよう。
In this case, it is easy to understand that if the time constant of the integrating circuit 40 is always constant, the output signal obtained will have an amplitude inversely proportional to the frequency.

入力信号によらず、常に一定の出力レベルを得るために
は積分回路40時定数を変えてやれは良い。
In order to always obtain a constant output level regardless of the input signal, it is a good idea to change the time constant of the integrating circuit 40.

このことは周波数に比例した時定数となる様、入力信号
に応じて積分回路4の回路定数(抵抗、コンデンサある
いは定電流値等)を設定することにより容易に実現でき
る。
This can be easily realized by setting the circuit constants (resistance, capacitor, constant current value, etc.) of the integrating circuit 4 according to the input signal so that the time constant is proportional to the frequency.

更に三角波は、階段近似波形に比べ、高調波成分は、半
分であるため、特別なフィルタは不要か必要としてもご
く簡単なもので良い。
Furthermore, since the triangular wave has half the harmonic components as compared to the staircase approximation waveform, a special filter is not necessary, or even if it is necessary, it may be a very simple one.

〔発明の効果〕〔Effect of the invention〕

以上説明したように1本発明は正弦波出力を三角波近似
とすることにより、従来に比べて極めて簡単な回路構成
により所定の周波数を有する低歪率の出力信号を得るこ
とができる。
As described above, the present invention makes it possible to obtain an output signal with a predetermined frequency and a low distortion rate by approximating a sine wave output to a triangular wave, using an extremely simple circuit configuration compared to the conventional circuit.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例を示す図である。同図におい
て、 1・・・・・・入力手段、2・・・・・・プログラマブ
ルカウンタ、3・・・・・・クロック発生手段、4・・
・・・・積分回路、5・・・・・・出力端子、6・・・
・・・入力端子。 第2図(alは、一定の時定数における出力波形を示し
、同図(b)は、時定数調整における出力波形を示す図
である。 、−1、\ 代理人 弁理士  内 原   晋  °パ−\ゝ・r
FIG. 1 is a diagram showing an embodiment of the present invention. In the figure, 1... input means, 2... programmable counter, 3... clock generation means, 4...
...Integrator circuit, 5...Output terminal, 6...
...Input terminal. Figure 2 (al shows the output waveform at a constant time constant, and Figure 2 (b) shows the output waveform at time constant adjustment. , -1,\ Agent Patent Attorney Susumu Uchihara −\ゝ・r

Claims (1)

【特許請求の範囲】[Claims] 入力信号の入力手段と、該入力信号により計数周期が設
定されるプリセットカウンタと、該プリセットカウンタ
の出力信号により極性が反転する積分回路と前記入力信
号に応じて前記積分回路の時定数を設定する手段とを含
み前記入力信号に応じた周波数を有する三角波を発生す
ることを特徴とするアナログ信号発生装置。
means for inputting an input signal, a preset counter whose counting period is set by the input signal, an integrating circuit whose polarity is inverted by the output signal of the preset counter, and a time constant of the integrating circuit is set according to the input signal. 1. An analog signal generating device comprising means for generating a triangular wave having a frequency according to the input signal.
JP60153801A 1985-07-12 1985-07-12 Analog signal generator Pending JPS6214518A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60153801A JPS6214518A (en) 1985-07-12 1985-07-12 Analog signal generator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60153801A JPS6214518A (en) 1985-07-12 1985-07-12 Analog signal generator

Publications (1)

Publication Number Publication Date
JPS6214518A true JPS6214518A (en) 1987-01-23

Family

ID=15570422

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60153801A Pending JPS6214518A (en) 1985-07-12 1985-07-12 Analog signal generator

Country Status (1)

Country Link
JP (1) JPS6214518A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6792119B1 (en) * 1997-05-05 2004-09-14 Koninklijke Philips Electronics N.V. Audio system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6792119B1 (en) * 1997-05-05 2004-09-14 Koninklijke Philips Electronics N.V. Audio system
US7054455B2 (en) 1997-05-05 2006-05-30 Koninklijke Philips Electronics N.V. Audio system

Similar Documents

Publication Publication Date Title
JPS6461114A (en) Sampling frequency conversion circuit
US4740995A (en) Variable frequency sinusoidal signal generator, in particular for a modem
US3740591A (en) Bucket-brigade tuned sampled data filter
CA1233890A (en) Decimating filter
US3314062A (en) Analog-to-digital converter
JPS6214518A (en) Analog signal generator
JPS6145409B2 (en)
Nowak et al. Introduction to digital filters
JPS5830260A (en) Fsk demodulating circuit
JPS5912820Y2 (en) Symmetrical triangular wave generation circuit
JPH0724811Y2 (en) Digital filter
SU1622831A1 (en) Calibrator of nonlinear distorsions
SU1580275A1 (en) Apparatus for forming signal with given coefficient of harmonics
CA1157538A (en) Switched-capacitor modulator
SU1223329A1 (en) Frequency multiplier
JPH0462203B2 (en)
JPS5952383B2 (en) RMS conversion circuit
SU1404961A1 (en) Voltage-to-current grounded-load converter
JP2563277B2 (en) Video signal processing device
SU794707A1 (en) Sweeping-frequency generator
JP3051480U (en) Tone detection unit
JPH02140011A (en) Fsk demodulation circuit
JPH02276351A (en) Fsk demodulating circuit
Hanrahan et al. A new PCM codec test method with reduced real-time and signal processing requirements
JPH02149035A (en) Fsk-am modulation circuit