JPS62142397A - Printed wiring board - Google Patents
Printed wiring boardInfo
- Publication number
- JPS62142397A JPS62142397A JP28475085A JP28475085A JPS62142397A JP S62142397 A JPS62142397 A JP S62142397A JP 28475085 A JP28475085 A JP 28475085A JP 28475085 A JP28475085 A JP 28475085A JP S62142397 A JPS62142397 A JP S62142397A
- Authority
- JP
- Japan
- Prior art keywords
- conductive pattern
- layer
- wiring board
- conductive
- printed wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
【発明の詳細な説明】
(イ)産!41上の利用分野
この発明はプリント基板に関し、特に複数の導電パター
ン層を有するプリン1へ配線板の改良に関Jる。[Detailed description of the invention] (a) Production! FIELD OF APPLICATION This invention relates to a printed circuit board, and more particularly to an improvement in a printed wiring board having a plurality of conductive pattern layers.
〈ロン従来の技杯j
従来、複数の導電パターン層を有するプリント配線板は
、基板の上下両面に導電パターン層が形成され、その導
電パターン層の導通づべさ所定の部位どうしかスルーホ
ールによ−)で電気的に接続されたものである。<Ron's Conventional Techniques j Conventionally, printed wiring boards with multiple conductive pattern layers have conductive pattern layers formed on both the upper and lower surfaces of the board, and the conductivity of the conductive pattern layers is connected to a through hole in a predetermined area. It is electrically connected to the
〈ハ)発明が解決しようとする問題点
しかし、上記のプリン1−配線板ではスルーボールの形
成が極めて手間どるという問題があった。(c) Problems to be Solved by the Invention However, the above printed circuit board 1 has a problem in that forming through balls is extremely time consuming.
つまり、スルーホール内壁の導通部を銅メッキで形成す
る際、予め基板の所定部位にドリリングによってスルー
ホール穿孔するが、その作業は繁雑で多くの時間を必要
とする。That is, when forming the conductive portion of the inner wall of the through hole with copper plating, the through hole is drilled in a predetermined portion of the board in advance, but this operation is complicated and requires a lot of time.
しかも、基板が紙基材の19合には、はんだ付は時の熱
により、スルーボールにコーナークラックが生じたり紙
基材に吸湿されていた水分がカスどなりブローホールを
つくり、結果的に導通部の゛電気的接続が切れるという
問題があった。 この発明は上記の小憎に鑑み石なされ
たものであり、導電パターン層どうしの電気的接続が簡
便でかつ確実におこなえるプリン1〜配線根を提供する
ものである。Moreover, when the board is paper-based, corner cracks may occur in the through ball due to the heat during soldering, and moisture that has been absorbed by the paper base material will crumble and create blowholes, resulting in poor conductivity. There was a problem that the electrical connection between the parts could be broken. The present invention has been made in view of the above-mentioned disadvantages, and provides a wiring root 1 through which electrical connection between conductive pattern layers can be easily and reliably performed.
(ニ)問題点を解決するための手段
この発明は、絶縁性接着剤層を介して積層された導電パ
ターン層のそれぞれの所定部位が導゛心性Jf肴剤を介
して接続されたものである。(d) Means for solving the problem In this invention, predetermined portions of each of conductive pattern layers laminated via an insulating adhesive layer are connected via a conductive Jf adhesive. .
その詳細な構成は、基板の片面に所定形状の導゛1uパ
ターン料が形成され、その導電パターン層上の所定の部
位に、絶縁性接着剤層を介して更に導電パターン層が積
層固定されてなり、かつ上記両ど4の導電パターン層の
それぞれの所定部位の間に;4′市性接着剤層が介在さ
れてなるプリント配線囲板である。The detailed structure is such that a conductive pattern material of a predetermined shape is formed on one side of the substrate, and a conductive pattern layer is further laminated and fixed at a predetermined location on the conductive pattern layer via an insulating adhesive layer. This is a printed wiring board in which a 4' adhesive layer is interposed between predetermined portions of each of the two conductive pattern layers.
(ホ)作 用
1.1仮の片面側に位置する導電パターン層は、導電性
接乙剤を介しで接続された所定部位で電気的に接続され
る。(e) Function 1.1 The conductive pattern layer located on one side of the temporary surface is electrically connected at a predetermined portion connected via a conductive adhesive.
(へ)実施例
この発明を第1・〜7図に示す実施例によって詳jホす
るが、これによってこの発明が限定されるものではない
。Embodiments This invention will be described in detail with reference to embodiments shown in FIGS. 1 to 7, but the invention is not limited thereby.
プリント配線板(100)は、基板Cある紙基材(1)
の片面に所定形状をしだ銅箔の導電パターン層(2)が
形成されている。その導電パターン層(2)上の所定の
部位に、絶縁性接着剤層(3)を介して2層目の銅箔の
導電パターン層(4)がvX層固定されている。1更に
、両導電パターン否(2) (41の電気的に接続すべ
きそれぞれの所定部位の間に導電性接着剤層(5)が介
在されている。The printed wiring board (100) is a paper base material (1) with a substrate C.
A conductive pattern layer (2) of copper foil having a predetermined shape is formed on one side of the conductive layer. A second conductive pattern layer (4) of copper foil is fixed to a predetermined position on the conductive pattern layer (2) via an insulating adhesive layer (3) as a vX layer. Furthermore, a conductive adhesive layer (5) is interposed between predetermined portions of both conductive patterns (2) (41) to be electrically connected.
なお、(6)は2層目の導電パターン層(4)および絶
縁性接着剤層(3)の上面を被覆するソルダーレジスト
である。Note that (6) is a solder resist that covers the upper surfaces of the second conductive pattern layer (4) and the insulating adhesive layer (3).
以下に、このプリント配線基板(1oo)の製造方法を
説明する。The method for manufacturing this printed wiring board (1oo) will be explained below.
片面に銅i C2Qlが貼り合わされたtit J、を
材(1)を用7はプる(第2図を参照)。Using material (1), a tit J with copper iC2Ql bonded to one side is pulled (see Figure 2).
紙基材(1)上の銅>(’4 苅からエツチングによっ
て不要部分を除去し、所定形状の導電パターン層(2)
を形成する(第3図参照)。Copper on paper base material (1)
(See Figure 3).
2層目の導電パターン層(4)と接続すべき一層目の導
電パターン層(2)の所定部位を除いて、導電パターン
層(2)および導電パターン層(2)が形成されている
側の紙基材(1)の表面に印刷塗布によって絶縁性接着
剤層(3)を形成する(第4図を参照)。The conductive pattern layer (2) and the side on which the conductive pattern layer (2) is formed, except for a predetermined portion of the first conductive pattern layer (2) that should be connected to the second conductive pattern layer (4). An insulating adhesive layer (3) is formed on the surface of the paper base material (1) by printing and coating (see FIG. 4).
上記の工程で絶縁性接着剤層(3)を形成しなかつIζ
導電パターン層(2)の部位、つまり2層目の導電パタ
ーン層(4)と接続すべき一層目の導電パターン苦の所
定部位に印刷塗布によって導′tri11接着剤層(5
)を形成する(第5図を参照)。Iζ without forming the insulating adhesive layer (3) in the above process
A conductive pattern layer (2), that is, a predetermined portion of the first conductive pattern to be connected to the second conductive pattern layer (4), is coated with a conductive adhesive layer (5) by printing and coating.
) (see Figure 5).
絶縁性1に着剤層t3) a3よび導電性接着剤層(5
)上に銅箔(嘔)をラミネートする(第6図を参照)。Insulating layer 1, adhesive layer t3) a3 and conductive adhesive layer (5
) Laminate copper foil on top (see Figure 6).
その鋼箔(・駒からエツチングによって不要部分を除去
することにより所定形状の導電パターン層(4)を形成
7る(第7図を参照)。By removing unnecessary portions from the steel foil piece by etching, a conductive pattern layer (4) of a predetermined shape is formed (see FIG. 7).
ノ<1電パターン居(4113よび絶縁性接着剤層(3
)上をツルグーレジスト(6)で” Wl 菌すること
により、プリン1へ配線板< 100)を19る。No<1 electric pattern (4113 and insulating adhesive layer (3
19).) By applying a tungsten resist (6) on the top of the wiring board (<100), apply a layer of 19.
ξのH,明のシリンド配線板(100)はスルーホール
を必東とぜず、導電パターン層+21 (4)どうしが
所定部位で尋電性接?1剤層(5)を介して1″U気的
接続がJ>こなわれている。H of ξ, light cylinder wiring board (100) does not close the through holes, and the conductive pattern layer +21 (4) is electrically connected to each other at a predetermined location? A 1″U electrical connection is made via the 1-layer (5).
な11ノ、上記の実施例ではrttLl材(1;I仮)
の片面に2つの4 fliiパターン層が積層されてい
るが、紙μ月(i、を板)の両面に導電パターン1曽が
bi トgされてしJ:い。又、導電パターン層か所望
により3Pfi以上積層されてもよい。11, in the above example, rttLl material (1; I provisional)
Two 4th pattern layers are laminated on one side of the paper, but conductive patterns 1st and 1st are layered on both sides of the paper (i, board). Further, the conductive pattern layer may be laminated to a thickness of 3 Pfi or more, if desired.
(ト)発明の効果
この発明は、導電パターン層どうしの°心気的接続が簡
便でかつ確実であるプリント配線板である。(g) Effects of the Invention The present invention provides a printed wiring board in which the electrical connection between conductive pattern layers is simple and reliable.
第1図はこの発明の一実施例を示す構成説明図、第2〜
″7図はこれの製造過程を示ず構成説明図である。
(100)・・・・・・プリント配線板、(1)・・・
・・・紙り工材(基板) 、 +2)導電パターン層、
(3)・・・・・・絶縁性接着剤層、(4)・・・・・
・導電パターン響、(5)・・・・・・導電性接着剤層
、(6)・・・・・・ツルターレジスト。
第2図
第5図
第6図FIG. 1 is a configuration explanatory diagram showing one embodiment of the present invention, and FIG.
``Figure 7 is a configuration explanatory diagram without showing the manufacturing process. (100)...Printed wiring board, (1)...
...paper material (substrate), +2) conductive pattern layer,
(3)...Insulating adhesive layer, (4)...
- Conductive pattern sound, (5)... Conductive adhesive layer, (6)... Tsulter resist. Figure 2 Figure 5 Figure 6
Claims (1)
、その導電パターン層上の所定の部位に、絶縁性接着剤
層を介して更に導電パターン層が積層固定されてなり、
かつ上記両層の導電パターン層のそれぞれの所定部位の
間に導電性接着剤層が介在されてなるプリント配線板。1. A conductive pattern layer with a predetermined shape is formed on one side of the substrate, and a conductive pattern layer is further laminated and fixed at a predetermined portion on the conductive pattern layer via an insulating adhesive layer,
The printed wiring board further comprises a conductive adhesive layer interposed between predetermined portions of each of the conductive pattern layers.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP28475085A JPS62142397A (en) | 1985-12-17 | 1985-12-17 | Printed wiring board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP28475085A JPS62142397A (en) | 1985-12-17 | 1985-12-17 | Printed wiring board |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS62142397A true JPS62142397A (en) | 1987-06-25 |
Family
ID=17682511
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP28475085A Pending JPS62142397A (en) | 1985-12-17 | 1985-12-17 | Printed wiring board |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62142397A (en) |
-
1985
- 1985-12-17 JP JP28475085A patent/JPS62142397A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3155565B2 (en) | Manufacturing method of printed wiring board | |
JPS62142397A (en) | Printed wiring board | |
JPH10261854A (en) | Printed wiring board and manufacturing method thereof | |
JP3114825B2 (en) | Printed wiring board | |
JPS5857920B2 (en) | printed circuit board | |
JP2649438B2 (en) | Circuit board with circuit component mounting terminal and method of manufacturing the same | |
JP4176283B2 (en) | Manufacturing method of flexible fine multilayer circuit board | |
JPH045280B2 (en) | ||
JPS62142399A (en) | Printed wiring board | |
JPH0964542A (en) | Multilayered printed wiring board | |
JPS62142398A (en) | Printed wiring board | |
JPS6153792A (en) | Multilayer circuit board | |
JPH02271653A (en) | Manufacture of substrate for mounting semiconductor | |
JPH0734445B2 (en) | Method of manufacturing flexible circuit board for mounting IC | |
JPH066028A (en) | Manufacturing method of printed wiring board | |
JPH0133959B2 (en) | ||
JPS63211694A (en) | Manufacture of multilayer flexible printed circuit | |
JPS6347158B2 (en) | ||
JPS61183999A (en) | Manufacture of multi-layer interconnection substarate | |
JPS61226991A (en) | Multilayer circuit board | |
JPS62295491A (en) | Flexible wiring circuit | |
JPH02297995A (en) | Manufacture of printed circuit board with metal plate | |
JPH055196B2 (en) | ||
JPS59225590A (en) | High density multilayer circuit board | |
JPS59211295A (en) | Solderless connection printed circuit board |