JPS6213705B2 - - Google Patents

Info

Publication number
JPS6213705B2
JPS6213705B2 JP242682A JP242682A JPS6213705B2 JP S6213705 B2 JPS6213705 B2 JP S6213705B2 JP 242682 A JP242682 A JP 242682A JP 242682 A JP242682 A JP 242682A JP S6213705 B2 JPS6213705 B2 JP S6213705B2
Authority
JP
Japan
Prior art keywords
input
output device
adder
channel
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP242682A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58119028A (ja
Inventor
Toshio Matsunaga
Eiichi Uozumi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP242682A priority Critical patent/JPS58119028A/ja
Publication of JPS58119028A publication Critical patent/JPS58119028A/ja
Publication of JPS6213705B2 publication Critical patent/JPS6213705B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
JP242682A 1982-01-11 1982-01-11 入出力装置接続方式 Granted JPS58119028A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP242682A JPS58119028A (ja) 1982-01-11 1982-01-11 入出力装置接続方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP242682A JPS58119028A (ja) 1982-01-11 1982-01-11 入出力装置接続方式

Publications (2)

Publication Number Publication Date
JPS58119028A JPS58119028A (ja) 1983-07-15
JPS6213705B2 true JPS6213705B2 (enrdf_load_stackoverflow) 1987-03-28

Family

ID=11528923

Family Applications (1)

Application Number Title Priority Date Filing Date
JP242682A Granted JPS58119028A (ja) 1982-01-11 1982-01-11 入出力装置接続方式

Country Status (1)

Country Link
JP (1) JPS58119028A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11498107B2 (en) 2017-10-04 2022-11-15 Nippon Steel Corporation Torsion beam manufacturing method and torsion beam manufacturing apparatus

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6211951A (ja) * 1985-07-10 1987-01-20 Hitachi Ltd チヤネル装置
JPS62184555A (ja) * 1986-02-10 1987-08-12 Fujitsu Ltd インタフエ−ス接続方式
JPS62202252A (ja) * 1986-02-10 1987-09-05 Fujitsu Ltd 入出力インタフエ−ス接続方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11498107B2 (en) 2017-10-04 2022-11-15 Nippon Steel Corporation Torsion beam manufacturing method and torsion beam manufacturing apparatus

Also Published As

Publication number Publication date
JPS58119028A (ja) 1983-07-15

Similar Documents

Publication Publication Date Title
US5434980A (en) Apparatus for communication between a device control unit having a parallel bus and a serial channel having a serial link
CA1209708A (en) Bus for data processing system with fault cycle operation
US4245307A (en) Controller for data processing system
US4495564A (en) Multi sub-channel adapter with single status/address register
JPH04256143A (ja) 周辺サブシステム及び制御方法
US5235685A (en) Interface bus with independent data, command and direct control sections for parallel transfer of information between host and intelligent storage
JPH08197788A (ja) プリンタ制御装置の画像データ読出し回路
JPH0319576B2 (enrdf_load_stackoverflow)
US20060075164A1 (en) Method and apparatus for using advanced host controller interface to transfer data
US5023829A (en) Data transfer system having a channel adapter with varying data transfer lengths
JPS6213705B2 (enrdf_load_stackoverflow)
US6289402B1 (en) Bidirectional data transfer protocol primarily controlled by a peripheral device
JPS5979655A (ja) デ−タ伝送システム
JP2003085017A (ja) データ保証システム
JPH0566896A (ja) 交替情報伝達方式
US7051148B2 (en) Data transmission sequencing method associated with briding device and application system
CN116662233B (zh) Ahb接口设备写传输方法、装置、电子设备及可读存储介质
JPS60157655A (ja) 補助記憶装置
JP3356110B2 (ja) 機能拡張システム及びそれに用いるデータ転送方法
JP2502896B2 (ja) Scsiバス使用方法
JPS5854429A (ja) デ−タ処理システムにおけるリモ−ト・チヤネル方式
JP3442099B2 (ja) データ転送記憶装置
JP2570986B2 (ja) データ転送制御装置及び方法
JPH041819A (ja) データブロック制御装置
JPH0249584B2 (enrdf_load_stackoverflow)