JPS6198426A - Microcomputer containing clock frequency switching function - Google Patents

Microcomputer containing clock frequency switching function

Info

Publication number
JPS6198426A
JPS6198426A JP59218684A JP21868484A JPS6198426A JP S6198426 A JPS6198426 A JP S6198426A JP 59218684 A JP59218684 A JP 59218684A JP 21868484 A JP21868484 A JP 21868484A JP S6198426 A JPS6198426 A JP S6198426A
Authority
JP
Japan
Prior art keywords
microcomputer
power consumption
circuit
frequency
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP59218684A
Other languages
Japanese (ja)
Inventor
Tsugio Maru
次夫 丸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP59218684A priority Critical patent/JPS6198426A/en
Publication of JPS6198426A publication Critical patent/JPS6198426A/en
Pending legal-status Critical Current

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Microcomputers (AREA)

Abstract

PURPOSE:To minimize the power consumption of a microcomputer consisting of a CMOS by using a variable frequency divider which can set the frequency dividing number by an instruction given from a CPU and can switch the frequency with no spike produced even in an active mode. CONSTITUTION:A microcomputer 4 sends a large frequency dividing number to a variable frequency dividing circuit 2 through a data bus 5 in case the idle states including a waiting mode, etc. are rather frequent. Then the synchronization is secured for switching of frequency with no generation of a spike, etc. This reduces the power consumption. In case various states which should be processed at a time are produced, the computer 4 sends a small dividing number to the circuit 2. Thus the clock of the computer 4 is accelerated to complete the relevant processing within a prescribed period of time.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はクロック供給回路を有するマイクロコンピュー
タに関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a microcomputer having a clock supply circuit.

〔従来の技術〕[Conventional technology]

従来、移動通信で用いているマイクロコンピュータは、
データ転送処理の他に各種信号処理1回線制御及び無線
部の制御も実行している。マイクロコンピュータの動作
速度を決める場合、これらの処理が同時に発生した場合
を考え、すべてが決められた時間内にその処理を完了す
る様に動作周波、数を高くする必要があった。
Conventionally, microcomputers used in mobile communications are
In addition to data transfer processing, it also executes various signal processing single-line control and wireless unit control. When determining the operating speed of a microcomputer, it was necessary to consider the case where these processes occur simultaneously, and to increase the operating frequency and number so that all of the processes would be completed within the specified time.

ところで、移動通信で用いられている移動機の多くは電
池を電源としている。特に携帯用の場合には各個人が常
に身につけているため軽量小形化にする必要があシ、電
池に要求される制約は更に厳しい。このため用いられる
回路は低消費電力のものでなければならず、 CMO8
(相補形MO8)て回路を構成する場合が多い。ところ
が、 CMO3は入力周波数に比例して消費電力が増加
するという性質があシ、低消費電力というCMO3の特
長を生かすには動作周波数を低くする必要がある。
By the way, many mobile devices used in mobile communications are powered by batteries. Particularly in the case of portable devices, since each person always carries them, they must be lightweight and compact, and the restrictions required for batteries are even more severe. For this reason, the circuit used must have low power consumption, and CMO8
(complementary type MO8) is often used to configure a circuit. However, the CMO3 has the characteristic that power consumption increases in proportion to the input frequency, and in order to take advantage of the CMO3's feature of low power consumption, it is necessary to lower the operating frequency.

しかしながら、 CMO8で構成されたマイクロコンピ
ータを使用した場合、各処理が同時に発生した場合を考
えて、動作周波数を高くしていたのて。
However, when using a microcomputer configured with CMO8, the operating frequency was increased in consideration of the possibility that various processes would occur simultaneously.

CMO8であるたもかかわらず消費電力を減らすことは
出来なかった。
Although it was CMO8, it was not possible to reduce power consumption.

移動機を使用する場合、使用時間のほとんどは待受状態
にあシ、マイクロコンピュータはただ受信データの転送
処理をするだけで、そのほとんどがアイドル状態にある
ため、待受時には動作周波数を高くする必要はない。こ
のことから、メタンパイ機能を有したマイクロコンピュ
ータを使用して、アイドル状態のときにはスタンバイ状
態になるように制御すれば、消費電力を減らすことかで
きる。
When using a mobile device, most of the time it is used is in standby mode, and the microcomputer only processes the transfer of received data and is mostly in idle mode, so the operating frequency is increased during standby mode. There's no need. Therefore, power consumption can be reduced by using a microcomputer with a methane pie function and controlling the device so that it enters a standby state when it is in an idle state.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

しかし、受信データの転送処理のためたびたびスタンバ
イ状態から抜出していると、その前後の処理時間が受は
データの転送処理に比べて無視出来ない程度まで大きく
なシ、消費電力を減らすことが出来ない。
However, if the standby state is frequently taken out to process the transfer of received data, the processing time before and after is so large that it cannot be ignored compared to the process of transferring the data, making it impossible to reduce power consumption. .

一方、受信データの転送処理をFIFO(先入れ先(出
し方式)やDMA (ダイレクト・メモリ・アクセ、! ス)コントローラによって行い、マイクロコンピュータ
のスタンバイ状態を長くすれば前後の処理時間が無視出
来るようになシ、消費電力を減らすことができるが1回
路規模が大きくなり軽l小形化が必要とされる移動機に
適さない。
On the other hand, if the transfer processing of received data is performed using a FIFO (first in, first out) or DMA (direct memory access) controller and the standby state of the microcomputer is extended, the processing time before and after can be ignored. Although power consumption can be reduced, the circuit size increases, making it unsuitable for mobile devices that require miniaturization.

本発明の目的はこれらの欠点を除去しようとするもので
ある。
The object of the invention is to eliminate these drawbacks.

〔問題点を解決するための手段〕[Means for solving problems]

本発明は、 CPUからの命令によって分周数を設定で
き、動作中でもスパイクを生ずることなく切替可能な可
変分周回路を有することによって、待受時には受信デー
タの転送処理を行うに必要な最少限の周波数のクロック
で動作させ、また、各種処理が同時に発生した場合でも
、すべてが決められた時間内にその処理を完了する様に
分周数を設定することによって、 CMO8で構成され
たマイクロコンピュータの消費電力を最少限にすること
ができる。
The present invention has a variable frequency divider circuit that allows the frequency division number to be set by a command from the CPU and can be switched without causing spikes even during operation. A microcomputer consisting of CMO8 is operated by a clock with a frequency of power consumption can be minimized.

〔発明の原理及び作用〕[Principle and operation of the invention]

第2図(a)はスタンバイ機能を有したマイクロコ 1
ンピユータを使用した場合の動作速度(動作速度は消費
電力と比例するので消費電力とみることも出来る。)と
時間との関係を示したもので、第2図(b)は本発明の
CPUへのクロック供給回路またはクロック供給回路を
有するマイクロコンピュータを使用した場合の動作速度
と時間との関係を示したものである。同図において、処
理した仕事量は動作速度と時間との積で表わせるので1
図中斜線は処理した仕事量を示している。またCMO8
の性質から動作速度に消費電力が比例するので、斜線の
面積は同時に消費電力量も表わしている。同図かられか
るように処理した仕事量が第2図(a)と第2図(b)
とで同じならば、斜線の面積は第2図(a)と第2図(
b)とで一致する。ただ、第2図(、)の場合、スタン
バイ前後の処理が必要なのでその分仕事量がふえている
。また、その分消費電力量もふえたことになる。したが
って2本発明による第2図(b)の方がその分低消費電
力化ができる。
Figure 2 (a) shows a microcontroller with a standby function.
Figure 2(b) shows the relationship between the operating speed (operating speed is proportional to power consumption, so it can be considered as power consumption) and time when using a computer. This figure shows the relationship between operating speed and time when using a clock supply circuit or a microcomputer having a clock supply circuit. In the figure, the amount of work processed can be expressed as the product of operating speed and time, so 1
The diagonal lines in the figure indicate the amount of work processed. Also CMO8
Since the power consumption is proportional to the operating speed due to the nature of , the area of the diagonal line also represents the amount of power consumption. Figures 2(a) and 2(b) show the amount of work processed as shown in the same figure.
are the same, the area of the diagonal line is the area of Figure 2 (a) and Figure 2 (
b) is the same. However, in the case of Figure 2 (,), processing before and after standby is required, which increases the amount of work. Moreover, the amount of power consumption also increases accordingly. Therefore, the power consumption shown in FIG. 2(b) according to the present invention can be reduced accordingly.

また1本発明は比較的簡単な可変分周回路で構成出来る
ので、スタンバイ状態から動作状態にするためのウェイ
クアップ回路(以下、 WAKE UP回路という)や
、スタンバイ状態を長く維持するだめのFIFOやDM
Aコントローラといっだ回路を必要とせず、常にその時
の仕事のこみ具合置台わせて最適の動作速度で、転送処
理等を行うことができ必要最少限の消費電力で動作可能
である。
In addition, since the present invention can be configured with a relatively simple variable frequency divider circuit, it requires a wake-up circuit (hereinafter referred to as WAKE UP circuit) for changing from standby state to operating state, and a FIFO or other circuit for maintaining standby state for a long time. DM
There is no need for a circuit together with the A controller, and transfer processing can always be performed at the optimum operating speed depending on the load of work at the time, and it can operate with the minimum necessary power consumption.

マタ、マイクロコンビ一一夕の種類によってはスタンバ
イ機能のないものがあるが2本発明によれば、すべての
マイクロコンピュータに適用することができ、 CMO
8の特徴を生かして低/I!1費電力で小形軽量の移動
機を提供することが出来る。
Although some types of microcomputers do not have a standby function, the present invention can be applied to all microcomputers.
Low/I by taking advantage of the characteristics of 8! It is possible to provide a small and lightweight mobile device with only one electricity cost.

〔実施例〕〔Example〕

以下1本発明の実施例の詳細な説明を行う。 Hereinafter, one embodiment of the present invention will be described in detail.

第1図は本発明の構成の一例を示したものである。可変
分周回路2は、マイクロコンピータ4より、データバス
5を通して分周数の指定を受はクロック1を分周してク
ロックアウト3からマイクロコンピュータ4のクロック
入力に分周したクロックを入力している。
FIG. 1 shows an example of the configuration of the present invention. The variable frequency divider circuit 2 receives the designation of the frequency division number from the microcomputer 4 through the data bus 5, divides the clock 1, and inputs the divided clock from the clock output 3 to the clock input of the microcomputer 4. There is.

待受時等の比較的アイドル状態が多い場合、マイクロコ
ンビュ〜り4は大きい分周数をデータバス5を通じて可
変分周回路2に送る。可変分周回路2では送られてきた
分周数に切替えるが、同期をとって切替えるため、ス・
ぐイクなど生ぜずK。
When the microcontroller 4 is in a relatively idle state such as during standby, the microcomputer 4 sends a large frequency division number to the variable frequency division circuit 2 through the data bus 5. The variable frequency divider circuit 2 switches to the frequency division number sent, but since the switching is done in synchronization, the
K doesn't cause jerking.

スムーズに切替えが行なわれる。マイクロコンピュータ
4はCMO8で回路を構成されているので消費電力は小
さくなる。
Switching is performed smoothly. Since the microcomputer 4 is configured with a CMO8 circuit, power consumption is reduced.

次に、各種の同時に処理しなければならない状態が起っ
た場合、マイクロコンピュータ4は小さい分周数を可変
分周回路2に送るので、マイクロコンピュータ4のクロ
ックは速くなシ、決められた時間内にその処理を完了す
ることが出来る。
Next, when a situation that requires various simultaneous processing occurs, the microcomputer 4 sends a small frequency dividing number to the variable frequency dividing circuit 2, so the clock of the microcomputer 4 is not fast, and the predetermined time The process can be completed within a few days.

〔発明の効果〕〔Effect of the invention〕

以上説明した様に2本発明を用いれば、比較的簡単な回
路でマイクロコンピュータへのクロックを変えることに
よって、スタンバイ機能をもったマイクロコンピュータ
と同様に、バッテリセービング出来る。また、スタンバ
イ前後の処理が必要ないので、その分低消費電力化出来
るうえ、 WAKE!UP回路や、スタンバイ状態を長
く維持するためのF工FO+DMAコントローラといっ
た回路を必要とせず、常にその時の仕事のこみ具合に合
わせて、最適の動作速度で、転送処理等を行なうことが
できるので、必要最小限の消費電力で動作可能である。
As explained above, by using the two aspects of the present invention, by changing the clock to the microcomputer with a relatively simple circuit, battery saving can be achieved in the same way as a microcomputer with a standby function. In addition, since there is no need for processing before and after standby, power consumption can be reduced accordingly, and WAKE! There is no need for circuits such as a UP circuit or an F/FO + DMA controller to maintain a standby state for a long time, and transfer processing can always be performed at the optimal operating speed depending on the workload at the time. It can operate with the minimum necessary power consumption.

さらに、スタンバイ機能のないマイクロコンピュータに
も適用することができるので、 CMO8の!特徴を生
かした低消費電力で、小形軽量の移動機を提供すること
が出来る。
Furthermore, it can be applied to microcomputers without a standby function, so CMO8! It is possible to provide a small and lightweight mobile device with low power consumption by taking advantage of its characteristics.

【図面の簡単な説明】[Brief explanation of drawings]

第1図(は本発明あ構成の一例を示し、第2図(a)は
スタンバイ機能を有したマイクロコンピュータを使用し
た場合の動作速度(消費電力)と時間との関係を示し、
第2図(b)は本発明のCPUへのクロック供給回路ま
たはクロック供給回路を有するマイクロコンピュータを
使用した場合の動作速度と時間との関係を示したもので
ある。 図において。 1・・・入カクロノク、2・・・可変分周回路、3・・
・分周り・・クアウト、4・・・CMO8で回路を構成
されて   !いるマイクロコンピュータ、5・・・デ
ータバス。
FIG. 1(a) shows an example of the configuration of the present invention, and FIG. 2(a) shows the relationship between operating speed (power consumption) and time when a microcomputer with a standby function is used.
FIG. 2(b) shows the relationship between operating speed and time when a clock supply circuit to a CPU of the present invention or a microcomputer having a clock supply circuit is used. In fig. 1...Input clock, 2...Variable frequency divider circuit, 3...
・Around the minutes...Cout, 4...The circuit is composed of CMO8! Microcomputer, 5...data bus.

Claims (1)

【特許請求の範囲】[Claims] 1、CPUからの命令によって分周数を設定でき、動作
中該分周数を切替える可変分周回路を有し、CPUを動
作させるためのクロックを前記可変分周回路から供給す
ることを特徴とするマイクロコンピュータ。
1. It is characterized by having a variable frequency dividing circuit that can set a frequency dividing number by a command from the CPU and switching the frequency dividing number during operation, and a clock for operating the CPU is supplied from the variable frequency dividing circuit. microcomputer.
JP59218684A 1984-10-19 1984-10-19 Microcomputer containing clock frequency switching function Pending JPS6198426A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59218684A JPS6198426A (en) 1984-10-19 1984-10-19 Microcomputer containing clock frequency switching function

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59218684A JPS6198426A (en) 1984-10-19 1984-10-19 Microcomputer containing clock frequency switching function

Publications (1)

Publication Number Publication Date
JPS6198426A true JPS6198426A (en) 1986-05-16

Family

ID=16723796

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59218684A Pending JPS6198426A (en) 1984-10-19 1984-10-19 Microcomputer containing clock frequency switching function

Country Status (1)

Country Link
JP (1) JPS6198426A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS635458A (en) * 1986-06-26 1988-01-11 Matsushita Electric Ind Co Ltd Acknowledgment signal generating device
JPS63131616A (en) * 1986-11-20 1988-06-03 Mitsubishi Electric Corp Programmable clock frequency divider
JPS647898A (en) * 1987-06-30 1989-01-11 Toshiba Corp Communication terminal equipment
US5790877A (en) * 1995-07-06 1998-08-04 Hitachi, Ltd. Method for controlling a processor for power-saving in a computer for executing a program, compiler medium and processor system

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS635458A (en) * 1986-06-26 1988-01-11 Matsushita Electric Ind Co Ltd Acknowledgment signal generating device
JPS63131616A (en) * 1986-11-20 1988-06-03 Mitsubishi Electric Corp Programmable clock frequency divider
JPS647898A (en) * 1987-06-30 1989-01-11 Toshiba Corp Communication terminal equipment
US5790877A (en) * 1995-07-06 1998-08-04 Hitachi, Ltd. Method for controlling a processor for power-saving in a computer for executing a program, compiler medium and processor system

Similar Documents

Publication Publication Date Title
US5737616A (en) Power supply circuit with power saving capability
US5086387A (en) Multi-frequency clock generation with low state coincidence upon latching
KR100479948B1 (en) Mobile radio telephone set
JPH0642691B2 (en) Mobile phone terminal
US20020091954A1 (en) Networked processing system with optimized power efficiency
JPH10254587A (en) Computer system
JPH04333119A (en) Information processor
JPH03231320A (en) Microcomputer system
TW201445303A (en) Embedded controller for power-saving and method thereof
JPS63282511A (en) Clock generating circuit for microcomputer
US10587265B2 (en) Semiconductor device and semiconductor system
JPH07281782A (en) Clock control circuit
JPS6198426A (en) Microcomputer containing clock frequency switching function
JPH10149237A (en) Semiconductor circuit
CN115639897B (en) Real-time voltage control module
CN104657327B (en) The multicore architecture of shared interruption for low-power consumption application
JPH0224712A (en) Data processing circuit
TWI831611B (en) Microcontroller and control method thereof
JPH04229354A (en) Data tramsfer in dma mode between wake-up phases of microprocessor in interrupt waiting state for saving power consuption
JPH02162457A (en) Multiprocessor system
JPS6370321A (en) Microprocessor
JP2003256068A (en) Clock control system
JP2828132B2 (en) Mobile telephone terminal and method of controlling mobile telephone terminal
JPH074664Y2 (en) Portable computer
JPH04167043A (en) Portable electronic equipment