JPS6178434U - - Google Patents
Info
- Publication number
- JPS6178434U JPS6178434U JP16459284U JP16459284U JPS6178434U JP S6178434 U JPS6178434 U JP S6178434U JP 16459284 U JP16459284 U JP 16459284U JP 16459284 U JP16459284 U JP 16459284U JP S6178434 U JPS6178434 U JP S6178434U
- Authority
- JP
- Japan
- Prior art keywords
- oscillators
- pair
- circuit
- frequency
- polarity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000284 extract Substances 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Manipulation Of Pulses (AREA)
Description
第１図はこの考案の一実施例を説明するための
接続図、第２図は第１図の動作を説明するための
波形図、第３図はこの考案の他の実施例を説明す
るためのブロツク図、第４図は従来の周波数逓倍
回路を説明するためのブロツク図である。
１１：信号源、１２，１３：発振器、１４：発
振器の出力を加え合せて取出す回路。
Figure 1 is a connection diagram for explaining one embodiment of this invention, Figure 2 is a waveform diagram for explaining the operation of Figure 1, and Figure 3 is for explaining another embodiment of this invention. FIG. 4 is a block diagram for explaining a conventional frequency multiplier circuit. 11: signal source, 12, 13: oscillator, 14: circuit that adds and extracts the outputs of the oscillators.
Claims (1)
られた位相からＮ倍の周波数（Ｎは１以上の正の
整数）で発振を開始する一対の発振器と、 Ｂ この一対の発振器に互に極性が逆極性の論理
信号を与え一対の発振器を交互に発振させる信号
源と、 Ｃ 上記一対の発振器の出力を加え合せて取出す
回路と、 から成る周波数逓倍回路。[Claims for Utility Model Registration] A: A pair of oscillators that start oscillating at a frequency N times higher than a predetermined phase according to the polarity of an applied logic signal (N is a positive integer of 1 or more), and B: A frequency multiplier circuit comprising: a signal source that supplies logical signals of opposite polarity to a pair of oscillators to cause the pair of oscillators to oscillate alternately; and a circuit that adds and extracts the outputs of the pair of oscillators.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16459284U JPS6178434U (en) | 1984-10-29 | 1984-10-29 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16459284U JPS6178434U (en) | 1984-10-29 | 1984-10-29 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6178434U true JPS6178434U (en) | 1986-05-26 |
Family
ID=30722450
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16459284U Pending JPS6178434U (en) | 1984-10-29 | 1984-10-29 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6178434U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5124164A (en) * | 1974-08-21 | 1976-02-26 | Yokogawa Electric Works Ltd | SHUHASUTEIBAIKI |
-
1984
- 1984-10-29 JP JP16459284U patent/JPS6178434U/ja active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5124164A (en) * | 1974-08-21 | 1976-02-26 | Yokogawa Electric Works Ltd | SHUHASUTEIBAIKI |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6178434U (en) | ||
| JPS62129813U (en) | ||
| JPS6423114U (en) | ||
| JPH0214875U (en) | ||
| JPH02118332U (en) | ||
| JPS59147312U (en) | Crystal oscillation divider circuit | |
| JPH03123327U (en) | ||
| JPS6164730U (en) | ||
| JPS6114534U (en) | timer circuit | |
| JPS62158937U (en) | ||
| JPH0316734U (en) | ||
| JPS59152481U (en) | Clock with variable frequency oscillator | |
| JPS58184932U (en) | phase synchronized oscillator | |
| JPS58155116U (en) | Variable frequency oscillator drift removal circuit | |
| JPH0365311U (en) | ||
| JPS6286740U (en) | ||
| JPH0249224U (en) | ||
| JPH02106733U (en) | ||
| JPS623125U (en) | ||
| JPS61195615U (en) | ||
| JPH0193812U (en) | ||
| JPH01100533U (en) | ||
| JPS6361808U (en) | ||
| JPH0172737U (en) | ||
| JPS5988738U (en) | Microcomputer clock signal generation circuit |