JPS6178352U - - Google Patents
Info
- Publication number
- JPS6178352U JPS6178352U JP15983284U JP15983284U JPS6178352U JP S6178352 U JPS6178352 U JP S6178352U JP 15983284 U JP15983284 U JP 15983284U JP 15983284 U JP15983284 U JP 15983284U JP S6178352 U JPS6178352 U JP S6178352U
- Authority
- JP
- Japan
- Prior art keywords
- memory access
- direct memory
- abnormal termination
- circuit
- control circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000609 electron-beam lithography Methods 0.000 claims description 2
- 230000002159 abnormal effect Effects 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 3
- 238000001459 lithography Methods 0.000 description 1
Landscapes
- Bus Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15983284U JPS6178352U (US20080293856A1-20081127-C00150.png) | 1984-10-24 | 1984-10-24 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15983284U JPS6178352U (US20080293856A1-20081127-C00150.png) | 1984-10-24 | 1984-10-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6178352U true JPS6178352U (US20080293856A1-20081127-C00150.png) | 1986-05-26 |
Family
ID=30717778
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15983284U Pending JPS6178352U (US20080293856A1-20081127-C00150.png) | 1984-10-24 | 1984-10-24 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6178352U (US20080293856A1-20081127-C00150.png) |
-
1984
- 1984-10-24 JP JP15983284U patent/JPS6178352U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS59192740U (ja) | コンピユ−タ装置 | |
JPS6178352U (US20080293856A1-20081127-C00150.png) | ||
JPS5872050U (ja) | レシ−ト印字装置 | |
JPS60123051U (ja) | 共有メモリの制御装置 | |
JPS6030050U (ja) | デ−タメモリアクセス方式 | |
JPS61128739U (US20080293856A1-20081127-C00150.png) | ||
JPS58147050U (ja) | 情報処理装置 | |
JPS59125798U (ja) | デ−タ処理システムのメモリプロテクシヨン制御装置 | |
JPS62162756U (US20080293856A1-20081127-C00150.png) | ||
JPH03110542U (US20080293856A1-20081127-C00150.png) | ||
JPH01116849U (US20080293856A1-20081127-C00150.png) | ||
JPS5832543U (ja) | 共有記憶装置 | |
JPS58179836U (ja) | 現場接点異常監視回路 | |
JPS61168444U (US20080293856A1-20081127-C00150.png) | ||
JPS5866446U (ja) | 異常輻湊検出装置 | |
JPS6020655U (ja) | 非同期バス結合方式コンピユ−タシステムの異常監視装置 | |
JPS6095654U (ja) | デ−タ転送制御装置 | |
JPS61653U (ja) | Dma転送回路 | |
JPS59118048U (ja) | 双方向ダイレクトメモリアクセス転送回路 | |
JPS6065843U (ja) | メモリアドレス拡張回路 | |
JPS63155548U (US20080293856A1-20081127-C00150.png) | ||
JPS635542U (US20080293856A1-20081127-C00150.png) | ||
JPS5881800U (ja) | 情報処理装置 | |
JPS59100334U (ja) | 計算機システム | |
JPS6150371U (US20080293856A1-20081127-C00150.png) |