JPS6177707A - Direction judging device of semiconductor integrated circuit device - Google Patents

Direction judging device of semiconductor integrated circuit device

Info

Publication number
JPS6177707A
JPS6177707A JP20225284A JP20225284A JPS6177707A JP S6177707 A JPS6177707 A JP S6177707A JP 20225284 A JP20225284 A JP 20225284A JP 20225284 A JP20225284 A JP 20225284A JP S6177707 A JPS6177707 A JP S6177707A
Authority
JP
Japan
Prior art keywords
peaks
circuit
histogram
interval
semiconductor integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP20225284A
Other languages
Japanese (ja)
Other versions
JPH0334802B2 (en
Inventor
Masahiro Nagao
長尾 正博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP20225284A priority Critical patent/JPS6177707A/en
Publication of JPS6177707A publication Critical patent/JPS6177707A/en
Publication of JPH0334802B2 publication Critical patent/JPH0334802B2/ja
Granted legal-status Critical Current

Links

Abstract

PURPOSE:To obtain a noise-resisting-direction judging function characterized by a high speed, by projecting light on one end part of the upper surface of an IC package from slant upper parts of both sides, picking up the profile of a notch, obtaining the projection of a data pattern, performing statistical processing, and judging the presence of the notch. CONSTITUTION:A notch 21 is provided only at one end part of the upper surface of a package of a semiconductor integrated circuit device 2. An image sensor 3 picks up the image of the end part from the upper part of one end of the device 2, which is guided to a specified position by a guide 1. The end part to be picked up is lighted from the upper parts of both sides by a light source 4. The two-dimensional signal obtained by the image sensor 3 is digitalized 5 by an A/D converter 5. Each digitalized signal is binary-coded 6 by using a specified threshold value. The pattern of the binary-coded two-dimensional image signal is projected in the specified direction, and a histogram is obtained by a histogram forming circuit 7. Threshold processing of the histogram is performed by a peak position detector circuit 8, and the number of peaks and the central position of the peaks are obtained. A peak-interval detector circuit 9 obtains the interval when the number of the peaks is two. A direction judging circuit 10 judges that the device 2 is aligned in the specified direction when the obtained interval is within the specified range.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は半導体集積回路装置(以下rIcJ  とい
う。)11?にそのパッケージの上面の一端部にノツチ
を有するICの組立、検査工程などにおいて、ガイドな
どによって送られてくるICの方向を判別する装置に関
するものである。
[Detailed Description of the Invention] [Industrial Application Field] This invention relates to a semiconductor integrated circuit device (hereinafter referred to as rIcJ) 11? The present invention relates to a device for determining the direction of an IC that is fed by a guide or the like during the assembly and inspection process of an IC having a notch at one end of the top surface of the package.

〔従来の技術〕[Conventional technology]

ICの製造工程は自動化が進んでお9、流れてくるIC
の向きは人為的に変えなければ変らずに正しぐ保たれる
という前提と、入間が途中で抜き取り検量などをした場
合には必らず正しい向きで戻してやるという前提とがあ
り、特別にICの向きを視覚的に自動チェックする装置
は用いられていなかった。
The IC manufacturing process is becoming increasingly automated9, and the number of ICs flowing
There is an assumption that the direction of the sensor will remain correct unless it is changed artificially, and that if Iruma performs a sample measurement on the way, he will always return it in the correct direction. No device was used to visually automatically check the orientation of the IC.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

従来は以上のような前提で、方向判別の機能け設けられ
ていなかったが、人間が途中で抜き取り検f’tした後
などに、不注意で誤った方向でICをラインに戻すこと
があり、本来正常なICを不良と判定したり、破壊に導
いたりすることが実際の組立ラインではしばしば発生し
ていた。
Conventionally, a function for determining the direction was not provided based on the above premise, but it is possible for a person to inadvertently return the IC to the line in the wrong direction after performing a sampling inspection midway. In actual assembly lines, ICs that are originally normal are often determined to be defective or destroyed.

この発明は以上の問題点を解決するためになさレタモの
で、ICのパンケージの上面の一端部にあるノツチを認
識して自動的にICの方向を判別できる装置t−提供す
ることを目的としている。
The present invention was made in order to solve the above problems, and therefore, it is an object of the present invention to provide a device that can automatically determine the direction of an IC by recognizing a notch at one end of the top surface of an IC pancake. .

〔問題点を解決するための手段〕[Means for solving problems]

この発明に係るIC方同判別装置ではICのパッケージ
の上面の一端部を撮像するd&像装置と、これによって
得られる二次元映像f報をディジタル化するN0変換器
と、各ディジタル化信号を2値化する2値化回路と、こ
の2値化映像信号を二次元の一方向に投影してヒストグ
ラムを得るヒストグラム作成回路と、このヒストグラム
のピーク位置間隔からICの方向を判断する方向判別回
路とを設けたものである。
The IC identification device according to the present invention includes a d&image device that images one end of the top surface of the IC package, an N0 converter that digitizes the two-dimensional image f information obtained by this, and a A binarization circuit for converting into values, a histogram creation circuit for projecting this binarized video signal in one two-dimensional direction to obtain a histogram, and a direction determining circuit for determining the direction of the IC from the peak position interval of this histogram. It has been established.

〔作用〕[Effect]

この発明では、撮像装置でICパッケージの上面の一端
部を撮像して得らnた二次元映像情報をそれぞれ〜0変
換器でディジタル化し、更にこれを2値化回路を用いて
、あるしきい1直で2値化し、このようにして得た2値
化映像信号を二次元の一方向に投影してヒストグラムを
作成し、そのピークの位置およびピークが2つあるとき
に、七の間隔が所定範囲にあるか否かによってICの方
向を判断する。
In this invention, two-dimensional video information obtained by imaging one end of the top surface of an IC package with an imaging device is digitized using a ~0 converter, and then this is converted into a digital image using a binarization circuit. The binarized video signal obtained in this way is binarized in one direction, and the histogram is created by projecting it in one direction in two dimensions.The position of the peak and when there are two peaks, the interval of 7 is The direction of the IC is determined depending on whether or not it is within a predetermined range.

〔実施例〕〔Example〕

第1図は、この発明の一実施例の構成を示すブロック図
で、(1)はガイド、(2)はガイド(1)に沿って送
られる方向判別対象のI C、(3)は上方からIC(
2)の一端部を見る位置に固定し、走査線の方向をガイ
ド(1)の方向と一致させた撮像装置である固体カメラ
、(4)はIC(,2)の上面を両側から照明する一対
の光源、(5)は固体カメラ(3)からの映像信号を二
次元マトリクスの要素毎にディジタル化するA/l)変
換器、(6)は所定のしきい値で上記ルΦ変換された信
号を2値化する2値化回路、(7)は2値化後の一画面
分の21[!化映像信号を走査線方向に投影してヒスト
グラムを作るヒストグラム作成回路、(8)は求めたヒ
ストグラムをしきい値処理して、そのしきいl1Mを越
えたピークの数と位置とをピーク毎に求めるピーク位置
検出回路、(9)はピークが2つ存在したときその間隔
を求めるピーク間隔検出回路、μQはピークが2つ存在
してしかもその間隔が所定範囲の値である場合とそれ以
外の場合とによってICの方向を判別する方向判別回路
である。
FIG. 1 is a block diagram showing the configuration of an embodiment of the present invention, in which (1) is a guide, (2) is an IC whose direction is to be determined and is sent along the guide (1), and (3) is an upward direction. From IC (
2) A solid-state camera, which is an imaging device, is fixed at a position where one end is viewed, and the direction of the scanning line matches the direction of the guide (1). (4) illuminates the top surface of the IC (, 2) from both sides. A pair of light sources; (5) is an A/l converter that digitizes the video signal from the solid-state camera (3) for each element of a two-dimensional matrix; A binarization circuit that binarizes the signal, (7) is 21 [! for one screen after binarization]. (8) is a histogram creation circuit that creates a histogram by projecting the converted video signal in the scanning line direction; (8) thresholds the obtained histogram and calculates the number and position of peaks exceeding the threshold l1M for each peak; (9) is a peak interval detection circuit that determines the interval when there are two peaks, and μQ is the peak position detection circuit that determines the interval between two peaks. This is a direction determining circuit that determines the direction of the IC depending on the case.

この装置では、第2図に斜視図で示すようにパッケージ
上面の一端部にノツチ(財)をイするIC(2)を対象
としておシ、第3図に拡大部分側面図に示すようにノツ
チ(2)の部分を斜方向から光源(4)で照射すると、
上方の固体カメラ(3)にはノツチc2])の端部での
正反射光(a)が入射し、その他の部分からの正反射光
tb)は入射しない。従って、第1図に示したようなノ
ツチ(ロ)の両側からI C(2)を照明すると、固体
カメラ(3)の出力をIV’D変換器(5)でA/D変
換し、更に2値化回路(6)で2値化した後の二次元映
像は第4図に示すようになり、ノツチ12])部分の輪
郭が抽出できることになるQこの2値直像に対してヒス
トグラム作成回路(8)で固体カメラ(3)の走査線方
向の投影をとると、それはIC(2)の長手方向の投影
に相当することになり、第5図のような投影図形が得ら
れる。この投影図形をピーク位置検出回路(8)でしき
い値処理をし゛ご、しきい値レベルTを越えるピークの
数と、その各中心位Ifヲ求める。
This device targets an IC (2) that has a notch at one end of the top surface of the package, as shown in a perspective view in Figure 2, and a notch as shown in an enlarged partial side view in Figure 3. When part (2) is irradiated with light source (4) from an oblique direction,
The specularly reflected light (a) at the end of the notch c2) is incident on the upper solid-state camera (3), and the specularly reflected light tb) from other parts is not incident thereon. Therefore, when the IC (2) is illuminated from both sides of the notch (B) as shown in Figure 1, the output of the solid-state camera (3) is A/D converted by the IV'D converter (5), and then The two-dimensional image after being binarized by the binarization circuit (6) becomes as shown in Figure 4, and the outline of the notch 12]) can be extracted.Q A histogram is created for this binary direct image. When the circuit (8) takes the projection of the solid-state camera (3) in the scanning line direction, it corresponds to the projection of the IC (2) in the longitudinal direction, and a projected figure as shown in FIG. 5 is obtained. This projected figure is subjected to threshold processing by a peak position detection circuit (8) to determine the number of peaks exceeding the threshold level T and the center position If of each peak.

第5図の例でにピークの数は2個、ピークの位置はxl
とx2とである。次いで、ピーク間隔検出回路(9)は
ピークが21個の場合のみ七のピーク間隔を計算する。
In the example of Figure 5, the number of peaks is 2, and the peak position is xl.
and x2. Then, the peak interval detection circuit (9) calculates seven peak intervals only if there are 21 peaks.

第5図の例ではX2−Xiでめる0方向判別回路叫はピ
ーク数が2個であって、かつその間隔が所定値範囲にあ
るとき、第5図の例でばP−α≦X2−X□≦P+α を満足するとぎのみ固体カメラ(3)が観測しているI
C(2)の端部にノツチ2′Dがあると判定して、方向
判定結果を出力する0 但し、P、αは常数である。
In the example of FIG. 5, when the number of peaks of the 0-direction discrimination circuit determined by X2-Xi is two, and the interval is within a predetermined value range, in the example of FIG. The solid-state camera (3) observes I only if −X□≦P+α is satisfied.
It is determined that there is a notch 2'D at the end of C(2), and the direction determination result is output.0 However, P and α are constants.

〔発明の効果〕〔Effect of the invention〕

以上のように、この発明の方向判別装置では、ICのパ
ッケージ上面の一端部に両側斜上方から光を照射し、撮
像装置でノツチの輪郭を写し出し、そのデータパターン
の投影をとり、しきい1直処理してピークを求めるなど
の統計的処理を行って、ノツチが存在するかどうかと判
別する方式を採用したので、高速でしかもノイズに強い
方向判別機能が得られる。
As described above, in the direction determination device of the present invention, light is irradiated from diagonally upward on both sides at one end of the top surface of the IC package, the outline of the notch is imaged with the imaging device, the data pattern is projected, and the threshold 1 Since we adopted a method that determines whether or not a notch exists by performing statistical processing such as direct processing to find peaks, we can obtain a direction determination function that is fast and resistant to noise.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの発明の一実施例の構成を示すブロック図、
第2図はICの外形斜視図、第3図はICへの光の照射
と撮像状況を示す拡大部分側面図、第4図rfiZ値化
回路で得られる2値化二次元映像パターン図、第5図は
投影図形(ヒストグラム)の−例でるる。 図において、(1) riガイド、(2)は半導体集積
回路装置、(3)は撮像装置(固体カメラ) 、(4)
は光源、(5)はA70f換器、(6)は2値化回路、
(7)はヒストグラム作成回路、(8)はピーク位置検
出回路、(9)はピーク間隔検出回路、αQは方向判別
回路、@はノツチである。 なお、各図中同一符号は同一または相当部分を示す。
FIG. 1 is a block diagram showing the configuration of an embodiment of the present invention.
Figure 2 is an external perspective view of the IC, Figure 3 is an enlarged partial side view showing the irradiation of light onto the IC and the imaging situation, Figure 4 is a diagram of the binarized two-dimensional image pattern obtained by the rfiZ value conversion circuit, Figure 5 shows an example of a projected figure (histogram). In the figure, (1) RI guide, (2) semiconductor integrated circuit device, (3) imaging device (solid-state camera), (4)
is a light source, (5) is an A70f converter, (6) is a binarization circuit,
(7) is a histogram creation circuit, (8) is a peak position detection circuit, (9) is a peak interval detection circuit, αQ is a direction discrimination circuit, and @ is a notch. Note that the same reference numerals in each figure indicate the same or corresponding parts.

Claims (1)

【特許請求の範囲】[Claims] (1)パッケージの上面の一方の端部のみにノッチを有
しガイドによつて所定位置に導かれた半導体集積回路装
置の一方の端部の上方から当該端部を撮像する撮像装置
、上記撮像装置が撮像する上記半導体集積回路装置の端
部をその両側斜上方から照明する光源、上記撮像装置に
よつて得られる2次元映像信号を当該2次元マトリクス
の要素毎にディジタル化するA/D変換器、このA/D
変換器でディジタル化された各信号を所定しきい値を用
いて2値化する2値化回路、上記2値化後の2値化2次
元映像信号パターンを所定方向に投影してヒストグラム
を得るヒストグラム作成回路、上記ヒストグラムをしき
い値処理してピークの数と、当該ピークの中心位置を求
めるピーク位置検出回路、ピークの数が2つのときその
間隔を求めるピーク間隔検出回路、及びピークの数が2
つでありその間隔が所定範囲にあるときに当該半導体集
積回路装置が所定方向にあると判定する方向判定回路を
備えた半導体集積回路装置の方向判別装置。
(1) An imaging device that has a notch at only one end of the top surface of a package and images one end of a semiconductor integrated circuit device guided to a predetermined position by a guide from above; A light source that illuminates the end portion of the semiconductor integrated circuit device imaged by the device from diagonally above on both sides, and A/D conversion that digitizes the two-dimensional video signal obtained by the image pickup device for each element of the two-dimensional matrix. vessel, this A/D
A binarization circuit that binarizes each signal digitized by the converter using a predetermined threshold, and a histogram is obtained by projecting the binarized two-dimensional video signal pattern after the binarization in a predetermined direction. a histogram creation circuit; a peak position detection circuit that performs threshold processing on the histogram to determine the number of peaks and the center position of the peak; a peak interval detection circuit that determines the interval when there are two peaks; and the number of peaks. is 2
1. A direction determination device for a semiconductor integrated circuit device, comprising a direction determination circuit that determines that the semiconductor integrated circuit device is in a predetermined direction when the interval between the two is within a predetermined range.
JP20225284A 1984-09-25 1984-09-25 Direction judging device of semiconductor integrated circuit device Granted JPS6177707A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20225284A JPS6177707A (en) 1984-09-25 1984-09-25 Direction judging device of semiconductor integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20225284A JPS6177707A (en) 1984-09-25 1984-09-25 Direction judging device of semiconductor integrated circuit device

Publications (2)

Publication Number Publication Date
JPS6177707A true JPS6177707A (en) 1986-04-21
JPH0334802B2 JPH0334802B2 (en) 1991-05-24

Family

ID=16454466

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20225284A Granted JPS6177707A (en) 1984-09-25 1984-09-25 Direction judging device of semiconductor integrated circuit device

Country Status (1)

Country Link
JP (1) JPS6177707A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0321811A (en) * 1989-05-31 1991-01-30 American Teleph & Telegr Co <Att> Method of determining text azimuth
JPH04236317A (en) * 1991-01-21 1992-08-25 Nec Corp Inspecting device of polarity of surface package ic

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0321811A (en) * 1989-05-31 1991-01-30 American Teleph & Telegr Co <Att> Method of determining text azimuth
JPH0726836B2 (en) * 1989-05-31 1995-03-29 アメリカン テレフォン アンド テレグラフ カムパニー Text orientation determination method
JPH04236317A (en) * 1991-01-21 1992-08-25 Nec Corp Inspecting device of polarity of surface package ic

Also Published As

Publication number Publication date
JPH0334802B2 (en) 1991-05-24

Similar Documents

Publication Publication Date Title
JPH0160767B2 (en)
JPH0210461B2 (en)
JP2002207996A (en) Method and device for detecting pattern defect
JPS6177707A (en) Direction judging device of semiconductor integrated circuit device
US6597805B1 (en) Visual inspection method for electronic device, visual inspecting apparatus for electronic device, and record medium for recording program which causes computer to perform visual inspecting method for electronic device
JP3260425B2 (en) Pattern edge line estimation method and pattern inspection device
JPH02242382A (en) Defect checking method
JPH1114317A (en) Appearance inspection method and device
US6240202B1 (en) Appearance inspection method for electronic parts
JPS6354680A (en) Position detector
JP4474006B2 (en) Inspection device
JP3218875B2 (en) Three-dimensional object shape inspection device
JP3189604B2 (en) Inspection method and device
JP3757471B2 (en) Wire bonding inspection method
JPS62148838A (en) Defect recognizing method
JP3232249B2 (en) Inspection method for missing pins of PGA substrate
JPH0760459B2 (en) Corner detector
JPS6138450A (en) Method and apparatus for inspecting fault of pattern
JPH0413953A (en) Detect inspection preprocessor for electronic component molded form
JPH07239911A (en) Binarizing processing method
JP2787851B2 (en) Pattern feature extraction device
JPH0827175B2 (en) Pattern detection method
JPH08219740A (en) Method and equipment for inspecting semiconductor device
JPH0564857B2 (en)
JPH0552763A (en) Inspecting apparatus of appearance of semiconductor device