JPS6158070A - 入出力チヤネル装置のデ−タ転送制御方式 - Google Patents

入出力チヤネル装置のデ−タ転送制御方式

Info

Publication number
JPS6158070A
JPS6158070A JP17845184A JP17845184A JPS6158070A JP S6158070 A JPS6158070 A JP S6158070A JP 17845184 A JP17845184 A JP 17845184A JP 17845184 A JP17845184 A JP 17845184A JP S6158070 A JPS6158070 A JP S6158070A
Authority
JP
Japan
Prior art keywords
data
input
signal
data transfer
shift register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP17845184A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0542700B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Takashi Koyanagi
隆 小柳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP17845184A priority Critical patent/JPS6158070A/ja
Publication of JPS6158070A publication Critical patent/JPS6158070A/ja
Publication of JPH0542700B2 publication Critical patent/JPH0542700B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP17845184A 1984-08-29 1984-08-29 入出力チヤネル装置のデ−タ転送制御方式 Granted JPS6158070A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17845184A JPS6158070A (ja) 1984-08-29 1984-08-29 入出力チヤネル装置のデ−タ転送制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17845184A JPS6158070A (ja) 1984-08-29 1984-08-29 入出力チヤネル装置のデ−タ転送制御方式

Publications (2)

Publication Number Publication Date
JPS6158070A true JPS6158070A (ja) 1986-03-25
JPH0542700B2 JPH0542700B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-06-29

Family

ID=16048746

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17845184A Granted JPS6158070A (ja) 1984-08-29 1984-08-29 入出力チヤネル装置のデ−タ転送制御方式

Country Status (1)

Country Link
JP (1) JPS6158070A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Also Published As

Publication number Publication date
JPH0542700B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-06-29

Similar Documents

Publication Publication Date Title
US5587953A (en) First-in-first-out buffer memory
US4873666A (en) Message FIFO buffer controller
JP2002533857A (ja) 単一ポインタを有するｆｉｆｏユニット
EP0312238A2 (en) FIFO buffer controller
US6802036B2 (en) High-speed first-in-first-out buffer
JPH01150940A (ja) Ｃｒｃ演算方式
JPH05265922A (ja) ダイレクト・メモリ・アクセス・コントローラ
US3675216A (en) No clock shift register and control technique
JPS6158070A (ja) 入出力チヤネル装置のデ−タ転送制御方式
US5283763A (en) Memory control system and method
EP0383891B1 (en) Pipelined address check bit stack controller
EP0176976A2 (en) Disk controller with shared address register
US6300791B1 (en) Signature generator circuit
JPS5936359B2 (ja) デ−タバツフア装置
JPH1063569A (ja) 主メモリデータ書込み装置
SU1509870A1 (ru) Устройство сравнени чисел с допусками
JPH0533252U (ja) メモリ制御装置
SU1509871A1 (ru) Устройство дл сортировки информации
SU947910A2 (ru) Логическое запоминающее устройство
JP2567986B2 (ja) データ処理システム
JPS6220024A (ja) バツフアレジスタにおけるリクエスト信号発生装置
JPS58143384A (ja) Ｃｒｔデイスプレイ装置におけるデ−タのリ−ド／ライト方式
JPS6134588A (ja) 画像記憶制御回路
JPS5876363A (ja) 列車番号表示装置
JPH04138747A (ja) 受信データの記憶制御装置