JPS6151554U - - Google Patents
Info
- Publication number
- JPS6151554U JPS6151554U JP13473884U JP13473884U JPS6151554U JP S6151554 U JPS6151554 U JP S6151554U JP 13473884 U JP13473884 U JP 13473884U JP 13473884 U JP13473884 U JP 13473884U JP S6151554 U JPS6151554 U JP S6151554U
- Authority
- JP
- Japan
- Prior art keywords
- enlargement
- image
- memory
- reduction
- reduction signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims description 2
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 7
- 238000011946 reduction process Methods 0.000 description 1
Landscapes
- Image Processing (AREA)
Description
第１図は本考案の一実施例を示すブロツク図、
第２図は本考案における縮小処理の説明図、第３
図は本考案における拡大処理の説明図、第４図は
従来の画像縮小回路のブロツク図、第５図は第４
図の回路を用いてイメージ処理装置をした一例を
示すブロツク図、第６図は原イメージデータを２
倍に拡大した例を示す図。
符号の説明、１，２……イメージメモリ、３…
…メモリ制御回路、４……ソースシフトレジスタ
、５……デイステイネーシヨンレジスタ、６……
ＲＡＭ、７……シフトクロツク作成回路、８……
ＲＡＭ制御回路、９……シーケンス制御回路。
FIG. 1 is a block diagram showing an embodiment of the present invention.
Figure 2 is an explanatory diagram of the reduction process in the present invention;
The figure is an explanatory diagram of the enlargement process in the present invention, Figure 4 is a block diagram of a conventional image reduction circuit, and Figure 5 is a block diagram of a conventional image reduction circuit.
A block diagram showing an example of an image processing device using the circuit shown in the figure.
A diagram showing an example enlarged twice. Explanation of codes, 1, 2... Image memory, 3...
...Memory control circuit, 4...Source shift register, 5...Destination register, 6...
RAM, 7...Shift clock creation circuit, 8...
RAM control circuit, 9...sequence control circuit.
Claims (1)
ージメモリに記憶し、この記憶された画像情報を
拡大または縮小処理する画像処理装置において、 拡大率または縮小率に応じた拡大縮小信号を発
生する拡大縮小信号作成回路と、 該拡大縮小信号作成回路よりの拡大縮小信号に
基づいて前記イメージメモリよりのデータを拡大
または縮小する拡大縮小手段と、 該拡大縮小手段によつて拡大または縮小された
画像のデータを一時的に記憶するメモリと、 該メモリより所定のタイミングで画像のデータ
を前記イメージメモリまたは表示回路に転送し、
画像が重複するアドレスの部分は同一の内容を転
送する制御手段を設けたことを特徴とする画像拡
大縮小回路。[Scope of Claim for Utility Model Registration] In an image processing device that converts each pixel of an image into a digital signal and stores it in an image memory, and processes the stored image information for enlargement or reduction, an enlargement/reduction signal generation circuit that generates an enlargement/reduction signal; an enlargement/reduction means for enlarging or reducing data from the image memory based on the enlargement/reduction signal from the enlargement/reduction signal generation circuit; a memory for temporarily storing enlarged or reduced image data; and transferring the image data from the memory to the image memory or display circuit at a predetermined timing;
An image enlarging/reducing circuit characterized in that a control means is provided for transferring the same content to portions of addresses where images overlap.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13473884U JPS6151554U (en) | 1984-09-05 | 1984-09-05 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13473884U JPS6151554U (en) | 1984-09-05 | 1984-09-05 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6151554U true JPS6151554U (en) | 1986-04-07 |
Family
ID=30693243
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13473884U Pending JPS6151554U (en) | 1984-09-05 | 1984-09-05 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6151554U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03123386A (en) * | 1989-10-06 | 1991-05-27 | Canon Inc | Display device |
-
1984
- 1984-09-05 JP JP13473884U patent/JPS6151554U/ja active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03123386A (en) * | 1989-10-06 | 1991-05-27 | Canon Inc | Display device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6151554U (en) | ||
| JPS6284834U (en) | ||
| JPH0322472U (en) | ||
| JPS6088385U (en) | display device | |
| JPS62112762U (en) | ||
| JPS60166059U (en) | image recording device | |
| JPS63287994A (en) | Character font transfer | |
| JPS61168451U (en) | ||
| JPS6356013U (en) | ||
| JPH0395969U (en) | ||
| JPS61145991U (en) | ||
| JPS60158381U (en) | Image data conversion circuit | |
| JPS63253398A (en) | Bit map display circuit | |
| JPS62183459U (en) | ||
| JPH01142286U (en) | ||
| JPS6335165U (en) | ||
| JPS59160367U (en) | Contour drawing device for binarized images | |
| JPH0295977U (en) | ||
| JPS62193296U (en) | ||
| JPS63102410U (en) | ||
| JPS59151291U (en) | Functional image display device | |
| JPH02124153U (en) | ||
| JPH0168835U (en) | ||
| JPS5958869U (en) | Image data processing device | |
| JPH0298098U (en) |