JPS6147459B2 - - Google Patents

Info

Publication number
JPS6147459B2
JPS6147459B2 JP54159531A JP15953179A JPS6147459B2 JP S6147459 B2 JPS6147459 B2 JP S6147459B2 JP 54159531 A JP54159531 A JP 54159531A JP 15953179 A JP15953179 A JP 15953179A JP S6147459 B2 JPS6147459 B2 JP S6147459B2
Authority
JP
Japan
Prior art keywords
line
line adapter
adapter
channel device
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54159531A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5682939A (en
Inventor
Noboru Yamamoto
Kenichi Okada
Shinji Sasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP15953179A priority Critical patent/JPS5682939A/ja
Publication of JPS5682939A publication Critical patent/JPS5682939A/ja
Publication of JPS6147459B2 publication Critical patent/JPS6147459B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Maintenance And Management Of Digital Transmission (AREA)
JP15953179A 1979-12-07 1979-12-07 Circuit activation processing system Granted JPS5682939A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15953179A JPS5682939A (en) 1979-12-07 1979-12-07 Circuit activation processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15953179A JPS5682939A (en) 1979-12-07 1979-12-07 Circuit activation processing system

Publications (2)

Publication Number Publication Date
JPS5682939A JPS5682939A (en) 1981-07-07
JPS6147459B2 true JPS6147459B2 (OSRAM) 1986-10-20

Family

ID=15695795

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15953179A Granted JPS5682939A (en) 1979-12-07 1979-12-07 Circuit activation processing system

Country Status (1)

Country Link
JP (1) JPS5682939A (OSRAM)

Also Published As

Publication number Publication date
JPS5682939A (en) 1981-07-07

Similar Documents

Publication Publication Date Title
US4870566A (en) Scannerless message concentrator and communications multiplexer
US4648029A (en) Multiplexed interrupt/DMA request arbitration apparatus and method
US4860244A (en) Buffer system for input/output portion of digital data processing system
US4488231A (en) Communication multiplexer having dual microprocessors
US4674033A (en) Multiprocessor system having a shared memory for enhanced interprocessor communication
CA1178684A (en) Communication multiplexer using a random access memory for storing an acknowledge response to an input/output command from a central processor
EP0606102A1 (en) An input output interface controller connecting a synchronous bus to an asynchronous bus and methods for performing operations on the buses
EP0458304A1 (en) Direct memory access transfer controller
GB1494694A (en) Digital data processing apparatus
KR19990067732A (ko) 복합 유니버설 시리얼 버스 제어기에 인터페이스를 제공하기 위한 장치 및 방법
US4627054A (en) Multiprocessor array error detection and recovery apparatus
EP0207313A2 (en) Serial bus system
US5199106A (en) Input output interface controller connecting a synchronous bus to an asynchronous bus and methods for performing operations on the bus
US5062073A (en) Input output control system using a fifo to record access information of control registers by a master device
EP0380845A3 (en) An interface between a system control unit and a service processing unit of a digital computer
JPS6147459B2 (OSRAM)
JPS5951020B2 (ja) 時間監視タイマ・セツト制御方式
EP0385703A2 (en) Keyboard interface control
JP3176472B2 (ja) データ転送方式
JPS62204358A (ja) デ−タ通信処理方式
JPS583246B2 (ja) デ−タ処理システム
KR0170742B1 (ko) 엠버스를 이용한 데이터 전송 방법
JPS6229830B2 (OSRAM)
JPH0540728A (ja) バス制御方式
JP2503059B2 (ja) 異種バス間接続装置