JPS6131369Y2 - - Google Patents
Info
- Publication number
- JPS6131369Y2 JPS6131369Y2 JP16533479U JP16533479U JPS6131369Y2 JP S6131369 Y2 JPS6131369 Y2 JP S6131369Y2 JP 16533479 U JP16533479 U JP 16533479U JP 16533479 U JP16533479 U JP 16533479U JP S6131369 Y2 JPS6131369 Y2 JP S6131369Y2
- Authority
- JP
- Japan
- Prior art keywords
- electronic switch
- section
- variable resistor
- output
- amplification section
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000003321 amplification Effects 0.000 claims description 7
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 7
- 230000005236 sound signal Effects 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 230000002195 synergetic effect Effects 0.000 description 1
Landscapes
- Signal Processing Not Specific To The Method Of Recording And Reproducing (AREA)
- Control Of Amplification And Gain Control (AREA)
Description
【考案の詳細な説明】
この考案は小形テープレコーダなどに使う音量
調整回路に関するもので、詳しくは録音と再生の
切換を行うCMOSインバータによる電子スイツチ
回路のバイアス供給回路との相乗効果を得る音量
調整回路に関するものである。[Detailed explanation of the invention] This invention relates to a volume adjustment circuit used in small tape recorders, etc. Specifically, the volume adjustment is achieved by synergistic effect with the bias supply circuit of the electronic switch circuit using a CMOS inverter that switches between recording and playback. It is related to circuits.
従来からの小形テープレコーダなど音響装置の
音量を調整するための可変抵抗器は摺動時、固定
時とも発生する雑音を防止するため直流成分をカ
ツトしていた。そのため可変抵抗の前、後には容
量素子を付唄していた。故に部品数が増すなど問
題があつた。この考案は直流電流が無視できる電
子スイツチ回路により雑音の生じない可変抵抗器
の回路を提供するものである。 Conventional variable resistors used to adjust the volume of audio equipment such as small tape recorders cut out direct current components to prevent noise generated when the resistors are sliding or fixed. Therefore, a capacitive element was installed before and after the variable resistor. This caused problems such as an increase in the number of parts. This invention provides a noise-free variable resistor circuit using an electronic switch circuit whose direct current can be ignored.
以下図面と共にこの考案の説明を行なう。マイ
ク1からの音声信号は録音増巾部2の出力信号と
なつてイコライザ3とバイアス発振回路4を経て
ヘツド5に供給されテープ6に磁気記録される。
この音声信号をモニターするため上記出力信号の
一部からOMOSインバータによる電子スイツチ
部8に導かれる。次に再生系についてはテープ6
の移動に伴うヘツド5からの信号を再生増巾部7
を経て上記電子スイツチ部8に導かれる。ここで
この電子スイツチは2個のCMOSインバータで構
成されそのスイツチング機能を維持するため共通
ソース間にバイアス電圧を印加するためバイアス
抵抗の機能を有する可変抵抗9がある。図面にお
いては正電源から供給されているが負電源側から
供給してもよい。次にこの考案の特徴を説明する
と、上述したCMOSによるインバータはそのスイ
ツチング動作においてNまたはPの一方のチヤン
ネルのトランジスタがオンの時、直列に接続され
た他方のトランジスタはほとんど無限大に等しい
高抵抗のオフ状態となる。そのため可変抵抗9は
ほとんど直流電流が流れず容量素子でカツトされ
た条件に等しい。この電子スイツチで録音、また
は再生の一方の信号が選択されて可変抵抗9の端
子間に表われ、可動端子9′の調整により音量調
整されて電力増巾部に入力される。この電力増巾
部10は再生動作時にはスピーカ11の駆動、ま
たはモニタージヤツク12に接続されたイヤホン
などに信号を提供する。 This invention will be explained below with reference to the drawings. The audio signal from the microphone 1 becomes the output signal of the recording amplification section 2, is supplied to the head 5 via the equalizer 3 and the bias oscillation circuit 4, and is magnetically recorded on the tape 6.
In order to monitor this audio signal, a portion of the output signal is guided to an electronic switch section 8 using an OMOS inverter. Next, regarding the playback system, tape 6
The amplifying section 7 reproduces the signal from the head 5 as the head 5 moves.
The signal is then guided to the electronic switch section 8. Here, this electronic switch is composed of two CMOS inverters, and in order to maintain the switching function, there is a variable resistor 9 having a bias resistor function to apply a bias voltage between the common sources. In the drawing, the power is supplied from the positive power source, but it may be supplied from the negative power source. Next, to explain the feature of this invention, in the above-mentioned CMOS inverter, when the transistor of one channel, N or P, is on in its switching operation, the other transistor connected in series has a high resistance that is almost infinite. is in the off state. Therefore, the condition is equivalent to that where almost no direct current flows through the variable resistor 9 and is cut off by a capacitive element. Either recording or reproduction signal is selected by this electronic switch and appears between the terminals of the variable resistor 9, the volume is adjusted by adjusting the movable terminal 9', and the signal is input to the power amplifier. This power amplifier 10 drives a speaker 11 or provides a signal to an earphone connected to a monitor jack 12 during a reproduction operation.
また録音動作時にはモニタージヤツクにのみ信
号を提供するような構成になつている。 Also, during recording operation, the configuration is such that a signal is provided only to the monitor jack.
以上説明したようにこの考案による音量調整回
路によれば直流阻止の容量素子を用いることなく
かつ電子スイツチ部にバイアス電圧を供給する機
能も兼ね備えるものでテープレコーダ、特にポケ
ツトに収容して使う小形、薄形のものに効果を示
すものである。 As explained above, the volume adjustment circuit according to this invention does not use a capacitive element for DC blocking and also has the function of supplying bias voltage to the electronic switch section, so it can be used in tape recorders, especially small ones that can be stored in pockets. This is effective for thin products.
図はこの考案の音量調整回路の構成を示すテー
プレコーダの回路図である。
2……録音増巾部、7……再生増巾部、10…
…電力増巾部、8……電子スイツチ部、9……可
変抵抗器である。
The figure is a circuit diagram of a tape recorder showing the configuration of the volume adjustment circuit of this invention. 2... Recording amplification section, 7... Playback amplification section, 10...
. . . power amplifier section, 8 . . . electronic switch section, 9 . . . variable resistor.
Claims (1)
的に電力増幅部の入力へ接続する電子スイツチ部
であつて、上記電力増幅部の入力と電子スイツチ
部の出力の間に可変抵抗器を設け、前記可変抵抗
器により音量調整を行なうとともに電子スイツチ
部のバイアス電圧を供給する構成にしたことを特
徴とする音量調整回路。 An electronic switch section that selectively connects the output of the recording amplification section and the output of the reproduction amplification section to the input of the power amplification section, and a variable resistor is installed between the input of the power amplification section and the output of the electronic switch section. 1. A volume adjustment circuit, characterized in that the variable resistor adjusts the volume and supplies a bias voltage to an electronic switch section.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16533479U JPS6131369Y2 (en) | 1979-11-29 | 1979-11-29 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16533479U JPS6131369Y2 (en) | 1979-11-29 | 1979-11-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5690724U JPS5690724U (en) | 1981-07-20 |
JPS6131369Y2 true JPS6131369Y2 (en) | 1986-09-12 |
Family
ID=29676250
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16533479U Expired JPS6131369Y2 (en) | 1979-11-29 | 1979-11-29 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6131369Y2 (en) |
-
1979
- 1979-11-29 JP JP16533479U patent/JPS6131369Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS5690724U (en) | 1981-07-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4542421A (en) | Muting circuit in combination with a tape recorder | |
JPS6131369Y2 (en) | ||
JPS6121009U (en) | regenerative preamplifier | |
US4366513A (en) | Tape recorder with noise blanking circuit | |
JPS5822258Y2 (en) | Tape recorder muting circuit | |
JPS6317111Y2 (en) | ||
JPH0326445B2 (en) | ||
KR920000843Y1 (en) | Automatic gain control circuit for audio apparatus | |
JPS5822257Y2 (en) | Tape recorder muting circuit | |
JPS5914900Y2 (en) | magnetic recording and playback device | |
JPS6141195Y2 (en) | ||
JPS6112614Y2 (en) | ||
JPH075521Y2 (en) | Tape player | |
JPS606892Y2 (en) | Tape recorder muting circuit | |
JP2583916B2 (en) | Recording / playback circuit | |
JPH0528596Y2 (en) | ||
KR920004163Y1 (en) | Dubbing recording device for double deck | |
JPS647494Y2 (en) | ||
JPH0548293Y2 (en) | ||
JPS624893Y2 (en) | ||
JPH0633578Y2 (en) | Tape pre-coder miuteing circuit | |
KR920007940Y1 (en) | Pop noise muting circuit of double deck cassette recorder | |
JPS609932Y2 (en) | tape recorder | |
JPH0328631Y2 (en) | ||
JPS5853689Y2 (en) | Tape recorder muting device |