JPS6127784B2 - - Google Patents

Info

Publication number
JPS6127784B2
JPS6127784B2 JP14815482A JP14815482A JPS6127784B2 JP S6127784 B2 JPS6127784 B2 JP S6127784B2 JP 14815482 A JP14815482 A JP 14815482A JP 14815482 A JP14815482 A JP 14815482A JP S6127784 B2 JPS6127784 B2 JP S6127784B2
Authority
JP
Japan
Prior art keywords
register
interface
microinstruction
address
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP14815482A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5936838A (ja
Inventor
Shigeru Myajima
Hiroshi Takada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP14815482A priority Critical patent/JPS5936838A/ja
Publication of JPS5936838A publication Critical patent/JPS5936838A/ja
Publication of JPS6127784B2 publication Critical patent/JPS6127784B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30101—Special purpose registers

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP14815482A 1982-08-26 1982-08-26 インタフエ−ス制御方式 Granted JPS5936838A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14815482A JPS5936838A (ja) 1982-08-26 1982-08-26 インタフエ−ス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14815482A JPS5936838A (ja) 1982-08-26 1982-08-26 インタフエ−ス制御方式

Publications (2)

Publication Number Publication Date
JPS5936838A JPS5936838A (ja) 1984-02-29
JPS6127784B2 true JPS6127784B2 (cs) 1986-06-27

Family

ID=15446463

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14815482A Granted JPS5936838A (ja) 1982-08-26 1982-08-26 インタフエ−ス制御方式

Country Status (1)

Country Link
JP (1) JPS5936838A (cs)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62151365U (cs) * 1986-03-14 1987-09-25

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020004866A1 (en) * 2000-05-08 2002-01-10 Bucht Thomas W. Hardware method to reduce CPU code latency

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62151365U (cs) * 1986-03-14 1987-09-25

Also Published As

Publication number Publication date
JPS5936838A (ja) 1984-02-29

Similar Documents

Publication Publication Date Title
US4715013A (en) Coprocessor instruction format
US9032185B2 (en) Active memory command engine and method
US4729094A (en) Method and apparatus for coordinating execution of an instruction by a coprocessor
US4731736A (en) Method and apparatus for coordinating execution of an instruction by a selected coprocessor
US4005391A (en) Peripheral interrupt priority resolution in a micro program data processor having plural levels of subinstruction sets
US4750110A (en) Method and apparatus for executing an instruction contingent upon a condition present in another data processor
US5274770A (en) Flexible register-based I/O microcontroller with single cycle instruction execution
US5761491A (en) Data processing system and method for storing and restoring a stack pointer
US5021991A (en) Coprocessor instruction format
EP0526911B1 (en) A method and apparatus for coordinating execution of an instruction by a coprocessor
US4758950A (en) Method and apparatus for selectively delaying an interrupt of a coprocessor
US4821231A (en) Method and apparatus for selectively evaluating an effective address for a coprocessor
US4592010A (en) Memory-programmable controller
US4914578A (en) Method and apparatus for interrupting a coprocessor
US5872954A (en) Method of monitoring registers during emulation
GB2412767A (en) Processor with at least two buses between a read/write port and an associated memory with at least two portions
EP0385136B1 (en) Microprocessor cooperating with a coprocessor
JP2690406B2 (ja) プロセッサおよびデータ処理システム
JPS6042966B2 (ja) デ−タ処理システム
JPS6127784B2 (cs)
US4994961A (en) Coprocessor instruction format
JP2798121B2 (ja) データ処理装置
US4758978A (en) Method and apparatus for selectively evaluating an effective address for a coprocessor
JP2568017B2 (ja) マイクロプロセッサ及びそれを使用したデータ処理システム
JP2622026B2 (ja) 中央処理装置におけるレジスタ書込制御方式