JPS61271699A - ダイナミック型半導体記憶装置 - Google Patents
ダイナミック型半導体記憶装置Info
- Publication number
- JPS61271699A JPS61271699A JP60112824A JP11282485A JPS61271699A JP S61271699 A JPS61271699 A JP S61271699A JP 60112824 A JP60112824 A JP 60112824A JP 11282485 A JP11282485 A JP 11282485A JP S61271699 A JPS61271699 A JP S61271699A
- Authority
- JP
- Japan
- Prior art keywords
- potential
- transistor
- control circuit
- initialization
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims description 18
- 230000015654 memory Effects 0.000 claims abstract description 42
- 239000003990 capacitor Substances 0.000 claims abstract description 16
- 239000000758 substrate Substances 0.000 claims description 9
- 238000005513 bias potential Methods 0.000 claims description 5
- 238000013500 data storage Methods 0.000 claims description 4
- 230000004044 response Effects 0.000 abstract 1
- 230000000875 corresponding effect Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 230000006870 function Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000002596 correlated effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60112824A JPS61271699A (ja) | 1985-05-25 | 1985-05-25 | ダイナミック型半導体記憶装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60112824A JPS61271699A (ja) | 1985-05-25 | 1985-05-25 | ダイナミック型半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61271699A true JPS61271699A (ja) | 1986-12-01 |
JPH048877B2 JPH048877B2 (enrdf_load_stackoverflow) | 1992-02-18 |
Family
ID=14596450
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60112824A Granted JPS61271699A (ja) | 1985-05-25 | 1985-05-25 | ダイナミック型半導体記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61271699A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01149297A (ja) * | 1987-12-04 | 1989-06-12 | Hitachi Ltd | 半導体メモリ |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59140690A (ja) * | 1983-01-31 | 1984-08-13 | Hitachi Ltd | 半導体記憶装置 |
-
1985
- 1985-05-25 JP JP60112824A patent/JPS61271699A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59140690A (ja) * | 1983-01-31 | 1984-08-13 | Hitachi Ltd | 半導体記憶装置 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01149297A (ja) * | 1987-12-04 | 1989-06-12 | Hitachi Ltd | 半導体メモリ |
Also Published As
Publication number | Publication date |
---|---|
JPH048877B2 (enrdf_load_stackoverflow) | 1992-02-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5677865A (en) | Ferroelectric memory using reference charge circuit | |
US20070237016A1 (en) | Memory | |
US6438049B1 (en) | Variable equilibrate voltage circuit for paired digit lines | |
US5339274A (en) | Variable bitline precharge voltage sensing technique for DRAM structures | |
JP3866913B2 (ja) | 半導体装置 | |
JPH0249515B2 (enrdf_load_stackoverflow) | ||
US4679172A (en) | Dynamic memory with increased data retention time | |
US5222042A (en) | Dynamic semiconductor memory device for raising voltage level of a word line | |
US4564925A (en) | Semiconductor memory | |
US5007028A (en) | Multiport memory with improved timing of word line selection | |
US4380055A (en) | Static RAM memory cell | |
US5768204A (en) | Semiconductor memory device having dummy word lines and method for controlling the same | |
US6570799B1 (en) | Precharge and reference voltage technique for dynamic random access memories | |
KR100438237B1 (ko) | 테스트 회로를 갖는 반도체 집적 회로 | |
US5619449A (en) | Bit line sensing in a memory array | |
US5563831A (en) | Timing reference circuit for bitline precharge in memory arrays | |
JPS6161479B2 (enrdf_load_stackoverflow) | ||
JPS61271699A (ja) | ダイナミック型半導体記憶装置 | |
US6166945A (en) | Method for controlling memory cell having long refresh interval | |
EP0318094B1 (en) | Integrated memory circuit with on-chip supply voltage control | |
US4805152A (en) | Refresh cell for a random access memory | |
JPH023161A (ja) | メモリ回路 | |
JPS6212996A (ja) | 半導体記憶装置 | |
JPS6226115B2 (enrdf_load_stackoverflow) | ||
JP2985031B2 (ja) | 動的等速呼出記憶装置の操作法 |