JPS61239724A - 零連続抑圧方式 - Google Patents

零連続抑圧方式

Info

Publication number
JPS61239724A
JPS61239724A JP7473185A JP7473185A JPS61239724A JP S61239724 A JPS61239724 A JP S61239724A JP 7473185 A JP7473185 A JP 7473185A JP 7473185 A JP7473185 A JP 7473185A JP S61239724 A JPS61239724 A JP S61239724A
Authority
JP
Japan
Prior art keywords
bit
bits
signal
data
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7473185A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0330328B2 (enrdf_load_stackoverflow
Inventor
Kiichi Matsuda
松田　喜一
Nobuaki Ouchi
大内　宣明
Yoshiji Nishizawa
西沢　美次
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP7473185A priority Critical patent/JPS61239724A/ja
Publication of JPS61239724A publication Critical patent/JPS61239724A/ja
Publication of JPH0330328B2 publication Critical patent/JPH0330328B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Compression, Expansion, Code Conversion, And Decoders (AREA)
JP7473185A 1985-04-09 1985-04-09 零連続抑圧方式 Granted JPS61239724A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7473185A JPS61239724A (ja) 1985-04-09 1985-04-09 零連続抑圧方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7473185A JPS61239724A (ja) 1985-04-09 1985-04-09 零連続抑圧方式

Publications (2)

Publication Number Publication Date
JPS61239724A true JPS61239724A (ja) 1986-10-25
JPH0330328B2 JPH0330328B2 (enrdf_load_stackoverflow) 1991-04-30

Family

ID=13555662

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7473185A Granted JPS61239724A (ja) 1985-04-09 1985-04-09 零連続抑圧方式

Country Status (1)

Country Link
JP (1) JPS61239724A (enrdf_load_stackoverflow)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5966250A (ja) * 1982-10-07 1984-04-14 Matsushita Electric Ind Co Ltd デイジタル信号変調方式
JPS5970061A (ja) * 1982-10-13 1984-04-20 Matsushita Electric Ind Co Ltd ２進デ−タの符号化方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5966250A (ja) * 1982-10-07 1984-04-14 Matsushita Electric Ind Co Ltd デイジタル信号変調方式
JPS5970061A (ja) * 1982-10-13 1984-04-20 Matsushita Electric Ind Co Ltd ２進デ−タの符号化方法

Also Published As

Publication number Publication date
JPH0330328B2 (enrdf_load_stackoverflow) 1991-04-30

Similar Documents

Publication Publication Date Title
EP0150072B1 (en) Decoder
US4287596A (en) Data recovery system for use with a high speed serial link between two subsystems in a data processing system
JPS59112747A (ja) ２進デ−タ受信機
US4367550A (en) Method for monitoring the bit error rate of a digital transmission system
US4156200A (en) High reliability active-standby clock arrangement
US4347617A (en) Asynchronous transmission system for binary-coded information
US5760612A (en) Inertial delay circuit for eliminating glitches on a signal line
US4639681A (en) Waveform reshaping circuit
US4325053A (en) Method and a circuit for decoding a C.M.I. encoded binary signal
US4007421A (en) Circuit for encoding an asynchronous binary signal into a synchronous coded signal
US4503472A (en) Bipolar time modulated encoder/decoder system
EP0099749B1 (en) Method for converting digital signals and apparatus for carrying out the method
JPH0357664B2 (enrdf_load_stackoverflow)
JPS61239724A (ja) 零連続抑圧方式
US4644563A (en) Data transmission method and system
US4788605A (en) Receive Manchester clock circuit
US4741005A (en) Counter circuit having flip-flops for synchronizing carry signals between stages
CA2017539A1 (en) Method and apparatus for receiving a binary digital signal
JP2752654B2 (ja) スクランブル化符号のデータ伝送方式
JPH042024B2 (enrdf_load_stackoverflow)
SU1389008A2 (ru) Устройство дл приема ьиимпульсного сигнала
US5268931A (en) Data communication system
US4706033A (en) Data recovery and clock circuit for use in data test equipment
SU1067611A2 (ru) Видеорегенератор цифровых сигналов с автоматической регулировкой усилени
SU1406809A2 (ru) Устройство дл приема биимпульсных сигналов