JPS61229148A - 信号発生回路 - Google Patents
信号発生回路Info
- Publication number
- JPS61229148A JPS61229148A JP7022385A JP7022385A JPS61229148A JP S61229148 A JPS61229148 A JP S61229148A JP 7022385 A JP7022385 A JP 7022385A JP 7022385 A JP7022385 A JP 7022385A JP S61229148 A JPS61229148 A JP S61229148A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- section
- becomes
- detection
- interruption
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7022385A JPS61229148A (ja) | 1985-04-03 | 1985-04-03 | 信号発生回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7022385A JPS61229148A (ja) | 1985-04-03 | 1985-04-03 | 信号発生回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61229148A true JPS61229148A (ja) | 1986-10-13 |
| JPH0519737B2 JPH0519737B2 (cg-RX-API-DMAC7.html) | 1993-03-17 |
Family
ID=13425332
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7022385A Granted JPS61229148A (ja) | 1985-04-03 | 1985-04-03 | 信号発生回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61229148A (cg-RX-API-DMAC7.html) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0193827A (ja) * | 1987-10-05 | 1989-04-12 | Nec Corp | 割り込み回路 |
-
1985
- 1985-04-03 JP JP7022385A patent/JPS61229148A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0193827A (ja) * | 1987-10-05 | 1989-04-12 | Nec Corp | 割り込み回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0519737B2 (cg-RX-API-DMAC7.html) | 1993-03-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100652253B1 (ko) | 입력버퍼 및 전압레벨 검출방법 | |
| US5343086A (en) | Automatic voltage detector control circuitry | |
| KR930008577B1 (ko) | 반도체 메모리장치 | |
| JPH10208469A (ja) | 半導体メモリ装置 | |
| US20070046342A1 (en) | Semiconductor integrated circuit | |
| JPH04229492A (ja) | 入力緩衝回路を含む集積回路 | |
| US5712578A (en) | PLA architecture having improved clock signal to output timing using a type-I domino and plane | |
| JPS61229148A (ja) | 信号発生回路 | |
| US20180331681A1 (en) | Power-On-Reset Circuit | |
| US5463335A (en) | Power up detection circuits | |
| JPH09200025A (ja) | 半導体集積回路及び半導体集積回路装置 | |
| JP2002185301A (ja) | 半導体装置及び制御方法 | |
| JPH0354489B2 (cg-RX-API-DMAC7.html) | ||
| US20170331465A1 (en) | General purpose receiver | |
| US5940330A (en) | Synchronous memory device having a plurality of clock input buffers | |
| JPH08339308A (ja) | デジタル処理装置 | |
| EP0352745A2 (en) | Microprocessor | |
| JPH11281714A (ja) | 半導体装置の入力回路及びその半導体装置 | |
| US6288956B1 (en) | Semiconductor device having test function | |
| JP3117404B2 (ja) | 入力回路およびこれを含む半導体集積回路 | |
| CN115903942B (zh) | 温度延迟装置及温度控制系统 | |
| US5179678A (en) | Address/control signal input circuit for a cache controller which clamps the address/control signals to predetermined logic level clamp signal is received | |
| US20250211107A1 (en) | Autonomous soft/hard switching transition of switching converters to improve light load efficiency | |
| Aw | Inconsistency in power down current caused by voltage control oscillator (VCO) of EPROM wordline charge pump | |
| JPH0193827A (ja) | 割り込み回路 |