JPS6120898B2 - - Google Patents
Info
- Publication number
- JPS6120898B2 JPS6120898B2 JP54077112A JP7711279A JPS6120898B2 JP S6120898 B2 JPS6120898 B2 JP S6120898B2 JP 54077112 A JP54077112 A JP 54077112A JP 7711279 A JP7711279 A JP 7711279A JP S6120898 B2 JPS6120898 B2 JP S6120898B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- logic
- output
- lsi
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012360 testing method Methods 0.000 claims description 35
- 238000004088 simulation Methods 0.000 claims description 22
- 238000000034 method Methods 0.000 claims description 18
- 230000002950 deficient Effects 0.000 claims description 3
- 230000000295 complement effect Effects 0.000 claims 1
- 230000006870 function Effects 0.000 description 9
- 238000010586 diagram Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Landscapes
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7711279A JPS562046A (en) | 1979-06-19 | 1979-06-19 | Forming system for test data of logic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7711279A JPS562046A (en) | 1979-06-19 | 1979-06-19 | Forming system for test data of logic circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS562046A JPS562046A (en) | 1981-01-10 |
JPS6120898B2 true JPS6120898B2 (es) | 1986-05-24 |
Family
ID=13624697
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7711279A Granted JPS562046A (en) | 1979-06-19 | 1979-06-19 | Forming system for test data of logic circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS562046A (es) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB8327753D0 (en) * | 1983-10-17 | 1983-11-16 | Robinson G D | Test generation system |
-
1979
- 1979-06-19 JP JP7711279A patent/JPS562046A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS562046A (en) | 1981-01-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4192451A (en) | Digital diagnostic system employing signature analysis | |
US5515384A (en) | Method and system of fault diagnosis of application specific electronic circuits | |
KR100366963B1 (ko) | 반도체 디바이스 시뮬레이트 장치 및 그것을 이용한반도체 테스트용 프로그램 디버그 장치 | |
US4590581A (en) | Method and apparatus for modeling systems of complex circuits | |
US4727545A (en) | Method and apparatus for isolating faults in a digital logic circuit | |
US4709366A (en) | Computer assisted fault isolation in circuit board testing | |
US5923567A (en) | Method and device for test vector analysis | |
US6339837B1 (en) | Hybrid method for design verification | |
US5115502A (en) | Method and apparatus for determining internal status of a processor using simulation guided by acquired data | |
JP4213306B2 (ja) | 半導体試験用プログラムデバッグ装置 | |
JPH0610791B2 (ja) | データバスの保証のための方法および装置 | |
JPS6120898B2 (es) | ||
CN115421020A (zh) | 一种集成电路测试信号的生成方法与测试方法 | |
JP4132499B2 (ja) | 半導体試験用プログラムデバッグ装置 | |
JP2837703B2 (ja) | 故障診断装置 | |
JPS60163143A (ja) | 高インピ−ダンス状態検知方法 | |
CA1212770A (en) | Method for propagating unknown digital values in a hardware based complex circuit simulation system | |
EP4257994A1 (en) | Apparatus, method and computer software product for testing electronic device-under-test | |
Kirkland et al. | IC-Chip Behavioral Anomalies Experienced Under Intermittent Circumstances | |
JPH0713655B2 (ja) | 集積回路のテスト方法 | |
Kirkland et al. | Chip Behavior Realities Detected by Using Actual Automatic Test Equipment for Simulations | |
US20040107393A1 (en) | Method and device for testing the mapping/implementation of a model of a logic circuit onto/in a hardware emulator | |
Rolince et al. | Next generation functional test program development system | |
Shah | A technique for failure isolation in a large computer system | |
Can | Modeling analog chips as if they are digital |