JPS61187175U - - Google Patents

Info

Publication number
JPS61187175U
JPS61187175U JP7099985U JP7099985U JPS61187175U JP S61187175 U JPS61187175 U JP S61187175U JP 7099985 U JP7099985 U JP 7099985U JP 7099985 U JP7099985 U JP 7099985U JP S61187175 U JPS61187175 U JP S61187175U
Authority
JP
Japan
Prior art keywords
reference signal
phase reference
heads
azimuth angles
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7099985U
Other languages
Japanese (ja)
Other versions
JPH0617388Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1985070999U priority Critical patent/JPH0617388Y2/en
Publication of JPS61187175U publication Critical patent/JPS61187175U/ja
Application granted granted Critical
Publication of JPH0617388Y2 publication Critical patent/JPH0617388Y2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Signal Processing Not Specific To The Method Of Recording And Reproducing (AREA)
  • Television Signal Processing For Recording (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の一実施例の要部のブロツク図
、第2図は第1図のヘツド取付状態を示す平面図
、第3図は第1図の実施例の各部の信号波形図で
ある。 2,3……第1、第2復調器、4……位相基準
信号生成回路、5,6……第1、第2PLL回路
、7,8……第1、第2遅延回路。
Fig. 1 is a block diagram of the main parts of an embodiment of the present invention, Fig. 2 is a plan view showing the head installed in Fig. 1, and Fig. 3 is a signal waveform diagram of each part of the embodiment of Fig. 1. be. 2, 3... First and second demodulators, 4... Phase reference signal generation circuit, 5, 6... First and second PLL circuits, 7, 8... First and second delay circuits.

Claims (1)

【実用新案登録請求の範囲】 隣接する互いに異なるアジマス角の2つのヘツ
ドで構成される第1回転ヘツド群と、同じく隣接
する互いに異なるアジマス角の2つのヘツドで構
成される第2回転ヘツド群とを備えるダブルアジ
マス4ヘツド方式のビデオテープレコーダにおい
て、 前記互いに異なるアジマス角のヘツドに対応し
て該ヘツドからの再生信号を復調する第1、第2
復調器と、 前記ヘツドからの再生信号のうちの水平同期信
号の時間変動を除去して位相基準信号を生成する
位相基準信号生成回路と、 前記第1、第2復調器からの再生信号のうちの
水平同期信号を前記位相基準信号に位相ロツクす
るための遅延制御信号を出力する第1、第2PL
L回路と、 前記各PLL回路からの遅延制御信号に基づい
て前記再生信号をそれぞれ遅延させる第1、第2
遅延回路とを含むことを特徴とするビデオテープ
レコーダ。
[Claims for Utility Model Registration] A first rotating head group consisting of two adjacent heads with different azimuth angles, and a second rotating head group consisting of two adjacent heads with different azimuth angles. In a double azimuth four-head video tape recorder, the first and second heads correspond to the heads having different azimuth angles and demodulate the reproduced signals from the heads.
a demodulator; a phase reference signal generation circuit that generates a phase reference signal by removing time fluctuations in a horizontal synchronization signal from among the reproduction signals from the head; and a phase reference signal generation circuit for generating a phase reference signal from among the reproduction signals from the first and second demodulators first and second PLs that output a delay control signal for phase-locking the horizontal synchronization signal of the phase reference signal to the phase reference signal;
an L circuit, and first and second circuits that respectively delay the reproduced signal based on delay control signals from each of the PLL circuits.
A video tape recorder comprising a delay circuit.
JP1985070999U 1985-05-13 1985-05-13 Video tape recorder Expired - Lifetime JPH0617388Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1985070999U JPH0617388Y2 (en) 1985-05-13 1985-05-13 Video tape recorder

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1985070999U JPH0617388Y2 (en) 1985-05-13 1985-05-13 Video tape recorder

Publications (2)

Publication Number Publication Date
JPS61187175U true JPS61187175U (en) 1986-11-21
JPH0617388Y2 JPH0617388Y2 (en) 1994-05-02

Family

ID=30608094

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1985070999U Expired - Lifetime JPH0617388Y2 (en) 1985-05-13 1985-05-13 Video tape recorder

Country Status (1)

Country Link
JP (1) JPH0617388Y2 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57135585A (en) * 1981-02-16 1982-08-21 Mitsubishi Electric Corp Signal reproducer
JPS6128286A (en) * 1984-07-18 1986-02-07 Matsushita Electric Ind Co Ltd Video tape recorder

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57135585A (en) * 1981-02-16 1982-08-21 Mitsubishi Electric Corp Signal reproducer
JPS6128286A (en) * 1984-07-18 1986-02-07 Matsushita Electric Ind Co Ltd Video tape recorder

Also Published As

Publication number Publication date
JPH0617388Y2 (en) 1994-05-02

Similar Documents

Publication Publication Date Title
JPS61187175U (en)
JPH025354B2 (en)
JPS61140494U (en)
JPS62105678U (en)
JPS619976U (en) FM audio recording VTR
JPH0437309Y2 (en)
JPS57135585A (en) Signal reproducer
JPS6298001U (en)
JPH0227437Y2 (en)
JPS61121082U (en)
JPS6162491U (en)
JPS6311739U (en)
JPS6365141U (en)
JPS6381574U (en)
JPS58176470U (en) video tape recorder
JPS6277982U (en)
JPS61193542U (en)
JPS6070970U (en) Audio signal demodulator for VTR
JPS6248003U (en)
JPS6257970U (en)
JPS58176469U (en) video equipment
JPS6050576U (en) Video tape recorder switching regulator circuit
JPS61104689U (en)
JPS63575U (en)
JPH0182581U (en)