JPS61173363A - 入力装置制御方式 - Google Patents
入力装置制御方式Info
- Publication number
- JPS61173363A JPS61173363A JP60015053A JP1505385A JPS61173363A JP S61173363 A JPS61173363 A JP S61173363A JP 60015053 A JP60015053 A JP 60015053A JP 1505385 A JP1505385 A JP 1505385A JP S61173363 A JPS61173363 A JP S61173363A
- Authority
- JP
- Japan
- Prior art keywords
- input
- input device
- identification information
- input devices
- constitution
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Input From Keyboards Or The Like (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60015053A JPS61173363A (ja) | 1985-01-29 | 1985-01-29 | 入力装置制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60015053A JPS61173363A (ja) | 1985-01-29 | 1985-01-29 | 入力装置制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61173363A true JPS61173363A (ja) | 1986-08-05 |
| JPH036538B2 JPH036538B2 (enExample) | 1991-01-30 |
Family
ID=11878090
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60015053A Granted JPS61173363A (ja) | 1985-01-29 | 1985-01-29 | 入力装置制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61173363A (enExample) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63143935U (enExample) * | 1987-03-10 | 1988-09-21 | ||
| JPS6410832U (enExample) * | 1987-07-10 | 1989-01-20 | ||
| JPS6472219A (en) * | 1987-09-11 | 1989-03-17 | Fujitsu Ltd | Data processor |
-
1985
- 1985-01-29 JP JP60015053A patent/JPS61173363A/ja active Granted
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63143935U (enExample) * | 1987-03-10 | 1988-09-21 | ||
| JPS6410832U (enExample) * | 1987-07-10 | 1989-01-20 | ||
| JPS6472219A (en) * | 1987-09-11 | 1989-03-17 | Fujitsu Ltd | Data processor |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH036538B2 (enExample) | 1991-01-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0982663B1 (en) | USB hub and display device | |
| US5920730A (en) | Computer keyboard that changes from normal mode to secure mode bypassing host to input pin code directly into smartcard received at its ICC interface | |
| EP0403117B1 (en) | Feature board with automatic adjustment to slot position | |
| EP0698240B1 (en) | Apparatus and method for automatic recognition and configuration of a peripheral device | |
| WO1985000260A1 (fr) | Multiplexeur | |
| US20030163615A1 (en) | Peripheral or memory device having a combined ISA bus and LPC bus | |
| US8589141B2 (en) | Resource sharing apparatus which disconnects an input device when detecting a standby indication of a switching command | |
| JP3186938B2 (ja) | 外部電源オン/オフ制御システム | |
| JPS61173363A (ja) | 入力装置制御方式 | |
| JPH0567028A (ja) | 情報処理装置 | |
| US5303352A (en) | Dual connector port for bus master card | |
| JP2000244369A (ja) | 伝送装置 | |
| JPH05113837A (ja) | 入力装置制御方式 | |
| JP3052595B2 (ja) | 計算機冗長制御方式 | |
| JP3241393B2 (ja) | 情報記憶装置及び情報保護方法 | |
| JP2695540B2 (ja) | 機能自動起動装置 | |
| JPH0383674A (ja) | リモート制御切換えプリンタ装置 | |
| JPWO2022070452A5 (ja) | 通信制御装置、操作端末、機器操作システム、通信制御方法及びプログラム | |
| JPH03217937A (ja) | コンピュータ装置 | |
| JPH05183605A (ja) | シリアルインタフェースのハードウエア制御システム | |
| JPH0632495B2 (ja) | 二重化システム相互間の通信方式 | |
| JP2000099447A (ja) | コンピュータシステムのインタフェイス装置 | |
| KR19990004314A (ko) | 금전 등록기의 부품 연결 상태 확인 장치 | |
| KR19980046377A (ko) | 제어부의 1+1 이중화 회로 및 이를 이용한 절체 방법 | |
| JPH1127293A (ja) | 通信制御装置 |