JPS61173359A - 多重仮想記憶システムにおけるアドレス変換バツフア制御方式 - Google Patents

多重仮想記憶システムにおけるアドレス変換バツフア制御方式

Info

Publication number
JPS61173359A
JPS61173359A JP60014721A JP1472185A JPS61173359A JP S61173359 A JPS61173359 A JP S61173359A JP 60014721 A JP60014721 A JP 60014721A JP 1472185 A JP1472185 A JP 1472185A JP S61173359 A JPS61173359 A JP S61173359A
Authority
JP
Japan
Prior art keywords
tlb
way
registered
register
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60014721A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0337217B2 (enrdf_load_stackoverflow
Inventor
Tsuyoshi Mori
森　強
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60014721A priority Critical patent/JPS61173359A/ja
Publication of JPS61173359A publication Critical patent/JPS61173359A/ja
Publication of JPH0337217B2 publication Critical patent/JPH0337217B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP60014721A 1985-01-29 1985-01-29 多重仮想記憶システムにおけるアドレス変換バツフア制御方式 Granted JPS61173359A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60014721A JPS61173359A (ja) 1985-01-29 1985-01-29 多重仮想記憶システムにおけるアドレス変換バツフア制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60014721A JPS61173359A (ja) 1985-01-29 1985-01-29 多重仮想記憶システムにおけるアドレス変換バツフア制御方式

Publications (2)

Publication Number Publication Date
JPS61173359A true JPS61173359A (ja) 1986-08-05
JPH0337217B2 JPH0337217B2 (enrdf_load_stackoverflow) 1991-06-04

Family

ID=11868991

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60014721A Granted JPS61173359A (ja) 1985-01-29 1985-01-29 多重仮想記憶システムにおけるアドレス変換バツフア制御方式

Country Status (1)

Country Link
JP (1) JPS61173359A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0337217B2 (enrdf_load_stackoverflow) 1991-06-04

Similar Documents

Publication Publication Date Title
US5295251A (en) Method of accessing multiple virtual address spaces and computer system
US4068303A (en) Address translation managing system with translation pair purging
CA2022656C (en) Translation look-aside buffer for a computer memory system
US4654777A (en) Segmented one and two level paging address translation system
US5379394A (en) Microprocessor with two groups of internal buses
CA1226372A (en) Address translation control system
US4495575A (en) Information processing apparatus for virtual storage control system
JPH04320553A (ja) アドレス変換機構
JPH0315211B2 (enrdf_load_stackoverflow)
US6766434B2 (en) Method for sharing a translation lookaside buffer between CPUs
EP0313857B1 (en) Buffer memory control apparatus
US5497469A (en) Dynamic address translation allowing quick update of the change bit
JPS61173359A (ja) 多重仮想記憶システムにおけるアドレス変換バツフア制御方式
JPH0760411B2 (ja) バッファ記憶制御装置
JPH055137B2 (enrdf_load_stackoverflow)
JPS63240653A (ja) 記憶装置管理ユニットと仮想一実アドレス間の翻訳方法
EP0224168A2 (en) Buffer storage control system
JPH02114346A (ja) Ｔｌｂエントリ制御方式
JPH03110648A (ja) データ処理システム
EP0484008A2 (en) Information processing unit having translation buffer
JPS6269339A (ja) アドレス変換バツフア方式
JPS61147354A (ja) スワツピング方式におけるバツフア・ストレ−ジ制御方法
JPH0351015B2 (enrdf_load_stackoverflow)
JPS62197846A (ja) アドレス変換装置
JPH10171714A (ja) 情報処理装置のアドレス変換バッファパージ制御方法