JPS6115250A - Tlb制御方式 - Google Patents
Tlb制御方式Info
- Publication number
- JPS6115250A JPS6115250A JP59135907A JP13590784A JPS6115250A JP S6115250 A JPS6115250 A JP S6115250A JP 59135907 A JP59135907 A JP 59135907A JP 13590784 A JP13590784 A JP 13590784A JP S6115250 A JPS6115250 A JP S6115250A
- Authority
- JP
- Japan
- Prior art keywords
- entry
- page
- tlb
- bit
- same
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59135907A JPS6115250A (ja) | 1984-06-30 | 1984-06-30 | Tlb制御方式 |
| US06/749,866 US4731740A (en) | 1984-06-30 | 1985-06-28 | Translation lookaside buffer control system in computer or virtual memory control scheme |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59135907A JPS6115250A (ja) | 1984-06-30 | 1984-06-30 | Tlb制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6115250A true JPS6115250A (ja) | 1986-01-23 |
| JPH024017B2 JPH024017B2 (enrdf_load_stackoverflow) | 1990-01-25 |
Family
ID=15162614
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59135907A Granted JPS6115250A (ja) | 1984-06-30 | 1984-06-30 | Tlb制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6115250A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63132355A (ja) * | 1986-06-18 | 1988-06-04 | フランス国 | メモリ制御装置 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58139387A (ja) * | 1982-02-12 | 1983-08-18 | Hitachi Ltd | アドレス変換方式 |
-
1984
- 1984-06-30 JP JP59135907A patent/JPS6115250A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58139387A (ja) * | 1982-02-12 | 1983-08-18 | Hitachi Ltd | アドレス変換方式 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63132355A (ja) * | 1986-06-18 | 1988-06-04 | フランス国 | メモリ制御装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH024017B2 (enrdf_load_stackoverflow) | 1990-01-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6321314B1 (en) | Method and apparatus for restricting memory access | |
| EP2862089B1 (en) | Compare and replace dat table entry | |
| JP3740195B2 (ja) | データ処理装置 | |
| EP2862059B1 (en) | Local clearing control | |
| KR101691017B1 (ko) | 데이터 처리장치 및 데이터 처리방법 | |
| JP3713312B2 (ja) | データ処理装置 | |
| EP1410218B1 (en) | Mechanism for programmable modification of memory mapping granularity | |
| US4731740A (en) | Translation lookaside buffer control system in computer or virtual memory control scheme | |
| JP6314212B2 (ja) | ページ・テーブル・データ管理 | |
| JP4295111B2 (ja) | メモリ管理システム及び線形アドレスに基づいたメモリアクセスセキュリティ付与方法 | |
| JPS6184756A (ja) | メモリアクセス制御装置 | |
| AU2004218704A1 (en) | Lazy flushing of translation lookaside buffers | |
| JPS63502224A (ja) | 複数のアドレス空間を選択的にサポ−トできるペ−ジ式記憶装置管理ユニット | |
| US4961135A (en) | Translation lookaside buffer control system | |
| JP2001222470A (ja) | トランスレーション・ルックアサイド・バッファ回路 | |
| JP2001034537A (ja) | アドレス変換回路 | |
| JPH05257811A (ja) | メモリ管理装置 | |
| US5440708A (en) | Microprocessor and storage management system having said microprocessor | |
| KR20230101826A (ko) | 캐퍼빌리티들을 사용하여 메모리에 대한 액세스를 제약하기 위한 기술 | |
| JP2007280421A (ja) | データ処理装置 | |
| US6324635B1 (en) | Method and apparatus for address paging emulation | |
| JPS6115250A (ja) | Tlb制御方式 | |
| KR100611305B1 (ko) | 주소 맵핑 방법 및 장치 | |
| JPH024016B2 (enrdf_load_stackoverflow) | ||
| JP2005108262A (ja) | データ処理装置 |