JPS61148986A - Television signal sampling device - Google Patents

Television signal sampling device

Info

Publication number
JPS61148986A
JPS61148986A JP59270866A JP27086684A JPS61148986A JP S61148986 A JPS61148986 A JP S61148986A JP 59270866 A JP59270866 A JP 59270866A JP 27086684 A JP27086684 A JP 27086684A JP S61148986 A JPS61148986 A JP S61148986A
Authority
JP
Japan
Prior art keywords
frequency
clock
signal
circuit
frame frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP59270866A
Other languages
Japanese (ja)
Inventor
Masaaki Takizawa
正明 滝沢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP59270866A priority Critical patent/JPS61148986A/en
Publication of JPS61148986A publication Critical patent/JPS61148986A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To extend the application of the TV synchronization by sampling with the frequency of multiplication of the TV frame frequency by a rational number, to transmit the TV signal at a transmission rate within the spe cifications by a TV synchronization of excellent picture quality. CONSTITUTION:A PLL2 generates the sampling frequency from the TV signal of the image picked up by a camera 1. In this case, in the circuit 2, the frame frequency is detected from the TV signal by a frame frequency detecting circuit 21, and a correspondent clock is generated. Meanwhile, the output of a VCO22 that generates the sampling frequency is divided by a dividing circuit 22, and a clock is generated. The phase difference between this clock and the output from the circuit 21 is checked by a comparator 24. Then the clock is smoothed by a smoothing circuit 25, and the result is supplied to the control terminal of a VCO22. In result, the VCO22 generates a sampling frequency of the product of the frame frequency and the value decided by the circuit 23, therefore, the frame frequency is given a clock.

Description

【発明の詳細な説明】 〔発明の利用分野〕 本発明はテレビジョン信号(以下TV信号という。)の
標本化方式に係り、特に伝送速度が伝送路側の規格で定
められている場合にも、簡巣な装置で良質な画質を供給
することができる標本化周波数の設定に関する。
[Detailed Description of the Invention] [Field of Application of the Invention] The present invention relates to a sampling method for television signals (hereinafter referred to as TV signals), and in particular, even when the transmission speed is specified by the standards on the transmission line side. This invention relates to setting a sampling frequency that can provide high quality images with a simple device.

〔発明の背景〕[Background of the invention]

従来のTV信号の標本化周波数の設定法としては、以下
の3通りが知られる。
The following three methods are known as conventional methods for setting the sampling frequency of TV signals.

(1)TV同期=TV信号の水平周波数やバースト周波
数を検出し、これを有理数倍して標本化周波数とする。
(1) TV synchronization: Detect the horizontal frequency and burst frequency of the TV signal, and multiply this by a rational number to obtain the sampling frequency.

標本化周波数がTV信号にロックしているので一般に高
画質が得られる。しかし、伝送路の規格とは一般に合致
しないので、使用が制約される。
Since the sampling frequency is locked to the TV signal, high image quality is generally obtained. However, since it generally does not meet the transmission line standards, its use is restricted.

(2回線間期:伝送路の規格から定まる伝送速度を、あ
らかじめ定められた値で除した値を標本化周波数とする
。標本化周波数がTV信号にロックしていないので、フ
レーム間で標本点が変動し、輪郭部が振動したシ、フレ
ーム間の差を予測符号化するフレーム間符号化を採用で
きない等の問題があった。
(Two-line interval: The sampling frequency is the transmission rate determined by the transmission line standard divided by a predetermined value. Since the sampling frequency is not locked to the TV signal, the sampling frequency is There were problems such as fluctuations in the frame, vibrations in the contour, and the inability to use interframe coding that predicts the difference between frames.

(3)独立同期二上記の2方式の問題点を解決するため
、TV信号はTV信号にロックした周波数で標本化し、
伝送時には無駄な信号を付は加えて上記の規格の伝送速
度に合せる。しかし、この方法は標本化周波数と伝送速
度との整合のために大規模の装置を必要とし、tた受信
側の装置において、伝送速度から元の標本化周波数を再
生する時にジッタが生じて画質を劣化させる等の問題点
があったっ 〔発明の目的〕 本発明の目的は、上記の3方式の問題を解決するため画
質と装置規模の両方からみて最も望iしいTV同期によ
り、伝送路の規格に合致する標本化周波数を設定するこ
とにある。
(3) Independent synchronization 2 In order to solve the problems of the above two methods, the TV signal is sampled at a frequency locked to the TV signal,
During transmission, unnecessary signals are added to match the transmission speed of the above standard. However, this method requires large-scale equipment to match the sampling frequency and transmission rate, and jitter occurs when the receiving side equipment reproduces the original sampling frequency from the transmission rate, resulting in poor image quality. [Object of the Invention] The purpose of the present invention is to solve the problems of the above three methods by using the most desirable TV synchronization from the viewpoint of both image quality and device scale. The goal is to set a sampling frequency that meets the standards.

〔発明の概要〕[Summary of the invention]

上記の目的を満たすため、本発明は伝送路の伝送速度の
規格は、中心速度に対して一定の許容範囲を有するが、
この許容範囲がTV信号のフレーム周波数より広いこと
に着眼し、上記の許容範囲の周波数をあらかじめ定めら
れた値で除した結果の範囲内にあシ、かつフレーム周波
数の有理数倍となるように標本化周波数を設定すること
を特徴とする。
In order to meet the above object, the present invention provides that the transmission speed standard of the transmission line has a certain tolerance range with respect to the center speed,
Focusing on the fact that this allowable range is wider than the frame frequency of the TV signal, samples are taken so that the frequencies within the above allowable range are divided by a predetermined value, and the frequency is a rational number multiple of the frame frequency. This feature is characterized by setting the oscillation frequency.

〔発明の実施例〕[Embodiments of the invention]

以下、本発明の一実施例を第1図により説明する。本図
はTV信号の高能率符号化装置のブロック図である。本
発明はこの図の中の点線で囲まれたP L L (Ph
ased Locked LOOp)にのみ係り、他は
従来と同じである。後の説明を容易とするため、まず従
来と同じ部分を説明する。
An embodiment of the present invention will be described below with reference to FIG. This figure is a block diagram of a high-efficiency encoding device for TV signals. The present invention is defined by P L L (Ph
(ased Locked LOOp), and the others are the same as before. In order to facilitate the subsequent explanation, we will first explain the same parts as before.

カメラ1で撮像されたTV信号から、PLL2゛は後述
する方法で標本化周波数を生成する。この標本化周波数
に従って、A/D変換器3は上記のTV信号をアナログ
/ディジタル変換し、符号器4は七゛の結果を高能率圧
縮し伝送路5へ送出する。
From the TV signal captured by the camera 1, the PLL 2' generates a sampling frequency using a method described later. In accordance with this sampling frequency, the A/D converter 3 performs analog/digital conversion on the TV signal, and the encoder 4 highly efficiently compresses the result and sends it to the transmission line 5.

受信側ではこの逆に、受信したデータからPLL6によ
シクロツクを抽出し、このクロックをあらかじめ定めら
れた有理数で逓倍し、標本化周波数とする。この標本化
周波数に従って、復号器7は元のTV信号に復元し、D
/A変換器8はディジタル/アナログ変換し、その結果
はモニタ9に表示する。
Conversely, on the receiving side, the PLL 6 extracts a cyclic clock from the received data, and multiplies this clock by a predetermined rational number to obtain the sampling frequency. According to this sampling frequency, the decoder 7 restores the original TV signal and D
/A converter 8 performs digital/analog conversion, and the result is displayed on monitor 9.

次に本発明を第2図によシ説明する。本図はPLL2の
ブロック図である。動作は通常のPLLと同等である。
Next, the present invention will be explained with reference to FIG. This figure is a block diagram of PLL2. The operation is equivalent to a normal PLL.

即ち、フレーム周波数検出回路21によ、jo、 T 
V信号からフレーム周波数が検出され、これに対応した
クロックが生成される。一方、標本化周波数を生成する
電圧制御発振器(VCO)22の出力を分周回路23に
より分周し、クロックを生成する。このクロックとフレ
ーム周波数検出回路21の出力との位相差を比較器24
で調べ、平滑化回路25で平滑化し、その結果を上記の
電圧制御発信器220制御端子に与える。以上の結果、
電圧制御発信器22が生成する標本化周波数は、フレー
ム周波数に分周回路23で決められた値を乗じた結果と
なり、フレーム周波数にロックする。
That is, by the frame frequency detection circuit 21, jo, T
A frame frequency is detected from the V signal, and a clock corresponding to this is generated. On the other hand, a frequency dividing circuit 23 divides the output of a voltage controlled oscillator (VCO) 22 that generates a sampling frequency to generate a clock. A comparator 24 detects the phase difference between this clock and the output of the frame frequency detection circuit 21.
, smoothed by the smoothing circuit 25, and the result is given to the control terminal of the voltage control oscillator 220 mentioned above. As a result of the above,
The sampling frequency generated by the voltage controlled oscillator 22 is the result of multiplying the frame frequency by a value determined by the frequency dividing circuit 23, and is locked to the frame frequency.

フレーム周波数検出回路21の実現方法もいろいろ知ら
れている。その−例はTV信号の水平同期信号を検出し
てTV信号の水平走査周波数を求め、その結果をTV信
号の走査線数で除す方法である。これも周知なので詳し
い説明は省略する。
Various methods of implementing the frame frequency detection circuit 21 are also known. An example of this is to detect the horizontal synchronizing signal of the TV signal, find the horizontal scanning frequency of the TV signal, and divide the result by the number of scanning lines of the TV signal. This is also well known, so a detailed explanation will be omitted.

次に本発明を実際に実施した場合の数値例を示す。周知
の様に日本の伝送路の第3次群の伝送速度の規格は3L
064メガピット毎秒±10ppmである。1標本点毎
に4ビツトでTV信号を符号化すると仮定すると、標本
化周波数は8.016MHz±10 ppmとすべきで
ある。
Next, numerical examples will be shown when the present invention is actually implemented. As is well known, the transmission speed standard for the third group of transmission lines in Japan is 3L.
064 megapits per second ±10 ppm. Assuming that the TV signal is encoded with 4 bits per sample point, the sampling frequency should be 8.016 MHz±10 ppm.

また、TV信号の日本の規格のNT8C信号のフレーム
周波数は29.97Hzである。標本化周波数をフレー
、ム周波数で除すと267467.467±10ppm
となる。即ち、標本化周波数はフレーム周波数の267
464.792倍から、267470.172倍?範囲
で設定できる。  。
Furthermore, the frame frequency of the NT8C signal, which is the Japanese standard for TV signals, is 29.97 Hz. Dividing the sampling frequency by the frame frequency is 267467.467±10ppm
becomes. That is, the sampling frequency is 267 times the frame frequency.
From 464.792 times to 267470.172 times? Can be set within a range. .

例えば、267465倍とか、267469.5倍等と
設定しても良い。前者の場合、TV信号の1フレ一ム周
期毎に両クロックの位相差を比較できるので、その周期
は1/30Hz=33rr@である。後者の場合は、小
数点以下の0.5のため、2フレ一ム周期毎になL66
m秒と大きくなる。従って、原理的に両クロック間のジ
ッタは前者が小さく後者が大きい、この値を26746
6.5とするとこの周期は更に短縮する。即ち、TV信
号の水平走査線は、1フレームで525本あるが、上記
の値とフレームの水平走査線数は公約数10.5で除す
ることiでき、各々25473と50となる。従って、
50水平走査線毎に比較できる。水平走査周波数は上記
のフレーム周波数29.97Hzの525倍なので、 50/ (29,97X525 ) = 3.2m秒と
なシ、短縮される。
For example, it may be set to 267,465 times, 267,469.5 times, etc. In the former case, the phase difference between the two clocks can be compared every frame period of the TV signal, so the period is 1/30Hz=33rr@. In the latter case, the decimal point is 0.5, so L66 is required every two frames.
It becomes large as m seconds. Therefore, in principle, the jitter between the two clocks is smaller for the former and larger for the latter, and this value is 26746
If it is set to 6.5, this period will be further shortened. That is, there are 525 horizontal scanning lines in one frame of a TV signal, but the above value and the number of horizontal scanning lines in a frame can be divided by a common divisor of 10.5, resulting in 25,473 and 50, respectively. Therefore,
Comparisons can be made every 50 horizontal scan lines. Since the horizontal scanning frequency is 525 times the frame frequency of 29.97 Hz, the time is shortened to 50/(29,97×525)=3.2 msec.

以上、本実施例では、TV信号を高能率符号化した場合
を例にとり説明したが、高能率符号化をせずに、アナロ
グ/ディジタル変換した結果を伝送する場合にも本発明
を適用できることは明らかである。
In the above embodiment, the case where a TV signal is highly efficiently encoded has been explained as an example, but the present invention can also be applied to the case where the result of analog/digital conversion is transmitted without high efficiency encoding. it is obvious.

また、伝送としては、一般の通信の他に記録装置に書込
む場合もある。
Further, as for transmission, in addition to general communication, there is also the case of writing to a recording device.

〔発明の効果〕〔Effect of the invention〕

以上説明したように、本発明によれば画質の良好なTV
同期によシ規格の範囲内の伝送速度でTV信号を伝送で
きるので、このTV同期が適用できる応用分野が拡大し
、実用上効果が太きい。
As explained above, according to the present invention, a TV with good image quality
Since TV signals can be transmitted through synchronization at a transmission speed within the standard range, the fields of application to which this TV synchronization can be applied are expanded, and the practical effects are significant.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は、本発明の一実施例になる高能率符号化装置の
ブロック図、第2図は、第1図内の本実施例を説明する
ための、PLL部のブロック図である。
FIG. 1 is a block diagram of a high-efficiency encoding device according to an embodiment of the present invention, and FIG. 2 is a block diagram of a PLL section for explaining this embodiment in FIG.

Claims (1)

【特許請求の範囲】[Claims] 伝送路の伝送速度の規格値またはこの規格値をあらかじ
め定められた値で除した結果に近く、かつテレビジョン
信号のフレーム周波数の有理数倍なる周波数で標本化す
ることを特徴とするテレビジョン信号の標本化装置。
A television signal characterized in that it is sampled at a frequency that is close to the standard value of the transmission speed of the transmission path or the result of dividing this standard value by a predetermined value, and is a rational number multiple of the frame frequency of the television signal. Sampling device.
JP59270866A 1984-12-24 1984-12-24 Television signal sampling device Pending JPS61148986A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59270866A JPS61148986A (en) 1984-12-24 1984-12-24 Television signal sampling device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59270866A JPS61148986A (en) 1984-12-24 1984-12-24 Television signal sampling device

Publications (1)

Publication Number Publication Date
JPS61148986A true JPS61148986A (en) 1986-07-07

Family

ID=17492060

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59270866A Pending JPS61148986A (en) 1984-12-24 1984-12-24 Television signal sampling device

Country Status (1)

Country Link
JP (1) JPS61148986A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6354019A (en) * 1986-08-25 1988-03-08 Hitachi Ltd A/d-d/a converter
JPH01132286A (en) * 1987-11-18 1989-05-24 Nec Corp Picture communication equipment

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6354019A (en) * 1986-08-25 1988-03-08 Hitachi Ltd A/d-d/a converter
JPH01132286A (en) * 1987-11-18 1989-05-24 Nec Corp Picture communication equipment
JP2511481B2 (en) * 1987-11-18 1996-06-26 日本電気株式会社 Image communication device

Similar Documents

Publication Publication Date Title
US3865973A (en) Still picture broadcasting receiver
JPS61148986A (en) Television signal sampling device
US4198659A (en) Vertical synchronizing signal detector for television video signal reception
JPS6114705B2 (en)
US5230015A (en) Method and apparatus for static video telephone transmission/receiving
KR0149809B1 (en) Clock generating circuit
US5438371A (en) Data transmission method
JP2002185929A (en) Synchronization management system
JP3050896B2 (en) High definition receiver
JP2511481B2 (en) Image communication device
JPH0733500Y2 (en) Television phone
JP2523010B2 (en) Clamp pulse control circuit
JPH114433A (en) Image receiver
JPH0628383B2 (en) Frame sync pattern separation circuit
JP2699370B2 (en) PLL device
JPH01241235A (en) Picture coding system
JP3388331B2 (en) Television signal transmitting device and receiving device
JPH01314483A (en) Television signal receiving device
JP3631628B2 (en) Phase-synchronized sampling clock recovery circuit
JPH07115647A (en) Image encoder
JPH08275023A (en) Synchronizing signal detection circuit
JPH08237675A (en) Oscillation signal generator
JPH0720173A (en) Cable length detecting circuit
JPH05153632A (en) System clock generating circuit in muse decoder
JPH0254642A (en) Sampling clock phase control system