JPS6114673B2 - - Google Patents
Info
- Publication number
- JPS6114673B2 JPS6114673B2 JP52064171A JP6417177A JPS6114673B2 JP S6114673 B2 JPS6114673 B2 JP S6114673B2 JP 52064171 A JP52064171 A JP 52064171A JP 6417177 A JP6417177 A JP 6417177A JP S6114673 B2 JPS6114673 B2 JP S6114673B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor region
- semiconductor
- region
- regions
- npn transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 66
- 239000000758 substrate Substances 0.000 claims description 9
- 239000012535 impurity Substances 0.000 claims description 2
- 239000004020 conductor Substances 0.000 claims 2
- 230000003321 amplification Effects 0.000 description 8
- 238000003199 nucleic acid amplification method Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000007423 decrease Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/60—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
- H10D84/65—Integrated injection logic
Landscapes
- Static Random-Access Memory (AREA)
- Bipolar Transistors (AREA)
- Bipolar Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6417177A JPS53148990A (en) | 1977-05-31 | 1977-05-31 | Semiconductor memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6417177A JPS53148990A (en) | 1977-05-31 | 1977-05-31 | Semiconductor memory device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS53148990A JPS53148990A (en) | 1978-12-26 |
JPS6114673B2 true JPS6114673B2 (enrdf_load_stackoverflow) | 1986-04-19 |
Family
ID=13250339
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6417177A Granted JPS53148990A (en) | 1977-05-31 | 1977-05-31 | Semiconductor memory device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS53148990A (enrdf_load_stackoverflow) |
-
1977
- 1977-05-31 JP JP6417177A patent/JPS53148990A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS53148990A (en) | 1978-12-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3643235A (en) | Monolithic semiconductor memory | |
US6376297B1 (en) | Latch-up prevention for memory cells | |
US4125854A (en) | Symmetrical cell layout for static RAM | |
US7038926B2 (en) | Multi-port static random access memory | |
US4480319A (en) | Emitter coupled flip flop memory with complementary bipolar loads | |
US4021786A (en) | Memory cell circuit and semiconductor structure therefore | |
US20060128090A1 (en) | Latch-up prevention for memory cells | |
EP0028157B1 (en) | Semiconductor integrated circuit memory device with integrated injection logic | |
US4259730A (en) | IIL With partially spaced collars | |
US4144586A (en) | Substrate-fed injection-coupled memory | |
JPS6114673B2 (enrdf_load_stackoverflow) | ||
US4257059A (en) | Inverse transistor coupled memory cell | |
US4589096A (en) | IIL semiconductor memory including arrangement for preventing information loss during read-out | |
US4740720A (en) | Integrated injection logic output circuit | |
CA1259135A (en) | Selectively accessible memory having an active load | |
JPS6138621B2 (enrdf_load_stackoverflow) | ||
JPS58147887A (ja) | 半導体記憶装置 | |
JPS6079772A (ja) | 半導体記憶装置 | |
JP2952828B2 (ja) | 半導体装置及び同装置を用いた記憶素子 | |
JPS6254939A (ja) | モノリシツク集積回路 | |
JPS60501678A (ja) | 半導体メモリセル | |
EP0032608A1 (en) | Column line powered static ram cell | |
JPH0621395A (ja) | 半導体記憶装置及びその製造方法 | |
JPS6238867B2 (enrdf_load_stackoverflow) | ||
JPH03175672A (ja) | バイポーラ型記憶装置 |