JPS61140538U - - Google Patents
Info
- Publication number
- JPS61140538U JPS61140538U JP2400085U JP2400085U JPS61140538U JP S61140538 U JPS61140538 U JP S61140538U JP 2400085 U JP2400085 U JP 2400085U JP 2400085 U JP2400085 U JP 2400085U JP S61140538 U JPS61140538 U JP S61140538U
- Authority
- JP
- Japan
- Prior art keywords
- pin
- integrated circuit
- functional
- package
- sealing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 claims 1
- 238000007789 sealing Methods 0.000 claims 1
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Description
第１図および第２図は夫々本考案の実施例を示
す平面図、第３図は従来例を示す断面図である。
す平面図、第３図は従来例を示す断面図である。
Claims (1)
- 集積回路素子を封止するパツケージ上に、各ピ
ンの構能がわかるように各ピンの機能名称又は機
能図を付けたことを特徴とする集積回路装置。
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2400085U JPS61140538U (ja) | 1985-02-21 | 1985-02-21 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2400085U JPS61140538U (ja) | 1985-02-21 | 1985-02-21 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS61140538U true JPS61140538U (ja) | 1986-08-30 |
Family
ID=30517748
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2400085U Pending JPS61140538U (ja) | 1985-02-21 | 1985-02-21 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61140538U (ja) |
-
1985
- 1985-02-21 JP JP2400085U patent/JPS61140538U/ja active Pending