JPS61119066A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS61119066A
JPS61119066A JP24131784A JP24131784A JPS61119066A JP S61119066 A JPS61119066 A JP S61119066A JP 24131784 A JP24131784 A JP 24131784A JP 24131784 A JP24131784 A JP 24131784A JP S61119066 A JPS61119066 A JP S61119066A
Authority
JP
Japan
Prior art keywords
semiconductor element
stem
envelope
harmful
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP24131784A
Other languages
Japanese (ja)
Other versions
JPH0367344B2 (en
Inventor
Susumu Kashiwa
柏 享
Tamotsu Iwasaki
保 岩崎
Iwao Tsukahara
束原 巖
Akio Nojiri
昭夫 野尻
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Furukawa Electric Co Ltd
Original Assignee
Furukawa Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Furukawa Electric Co Ltd filed Critical Furukawa Electric Co Ltd
Priority to JP24131784A priority Critical patent/JPS61119066A/en
Publication of JPS61119066A publication Critical patent/JPS61119066A/en
Publication of JPH0367344B2 publication Critical patent/JPH0367344B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/16Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Abstract

PURPOSE:To prevent the external dispersion of a harmful element at the time of incineration, etc. by covering a semiconductor element which contains the harmful element with a material which has a lower melting point than that of a container. CONSTITUTION:A semiconductor element 21 which uses a GaAs substrate containing a harmful element such as As is installed on the required region of a stem 20 with a solder layer 22. A container 26 made of an Fe-Ni alloy or plated ceramics, etc. seals the semiconductor element 21, a projected lead wire 23 and a bonding wire 25 in airtight on the stem 20. If a semiconductor device is heated by incineration for abolition, etc., a covering material 28 is melted before the destruction of the container 26 and the semiconductor element 21 underneath the material is covered by the material. This can prevent the external dispersion of the harmful element due to the sealing by the melted covering material 28 even if the harmful element such as As is generated by the heating.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、GaAs 半導体素子に関する。[Detailed description of the invention] [Industrial application field] The present invention relates to a GaAs semiconductor device.

〔従来の技術〕[Conventional technology]

GaAs  t−材料とした半導体素子は、光通信用の
発光素子或はマイクロ波増幅用の電界効果トランジスタ
(FET )  等として使用されている。
Semiconductor elements made of GaAs t-material are used as light emitting elements for optical communication, field effect transistors (FET) for microwave amplification, and the like.

矛4図は、Asのような有害な元素を、例えばGaAs
基板の状態で使用した所謂GaAs半導体素子lを有す
る従来の半導体装置の断面図である。
Figure 4 shows that harmful elements such as As are removed from GaAs, for example.
1 is a sectional view of a conventional semiconductor device having a so-called GaAs semiconductor element 1 used in the form of a substrate.

GaAs半導体素子lは、AuまたはNiメッキを施し
たFe−Ni合成或は、Cu合金からなるステム2の所
定位置に半田層3を介しt装着されている。ステム2に
は、k’e −N i合金からなるリードIfM4が貫
挿されている。リード線4は、熱膨張ψ数が金属に近い
封着ガラス5によりステム2に密着固定されている。G
aAs牛導体素子Iとリード線4間には、Au からな
るボンディング線6が架設されている。ステム2上に突
出したリードIw4、GaAs半導体素子l、及びボン
ディング@6は、ステム2上にこれらを不活性ガスで覆
うように気密に到着した外囲fFl内に収容されている
。外囲器7は、Fe−Ni合金或はメッキを施したセラ
ミックを形成されている。
A GaAs semiconductor element 1 is attached via a solder layer 3 to a predetermined position of a stem 2 made of a Fe--Ni composite or a Cu alloy plated with Au or Ni. A lead IfM4 made of k'e-Ni alloy is inserted through the stem 2. The lead wire 4 is closely fixed to the stem 2 by a sealing glass 5 whose thermal expansion ψ number is close to that of metal. G
A bonding wire 6 made of Au is installed between the aAs conductor element I and the lead wire 4. The lead Iw4, the GaAs semiconductor element l, and the bonding@6 protruding from the stem 2 are housed in an envelope fFl that has arrived on the stem 2 in an airtight manner so as to cover them with an inert gas. The envelope 7 is made of Fe--Ni alloy or plated ceramic.

〔発明か解決しようとする問題点〕[The problem that the invention attempts to solve]

上述のように構成された半導体装置IOは、半導体素子
11に構成する元素に人体に有害なAsを含んでいる。
In the semiconductor device IO configured as described above, the semiconductor element 11 includes As, which is harmful to the human body.

Asの場合70〜180mgが人体の致死量と言われて
いる。而して、GaAsは常温では安定であるが半導体
装置1Ot−焼却した場合のように扁温状態で酸化され
ると、下記式で示す通り亜砒酸(HAs’、 ) f発
生する0亜砒酸は水にも溶は易いため水汚染を起こす問
題がある。
In the case of As, 70 to 180 mg is said to be a lethal dose for humans. Therefore, GaAs is stable at room temperature, but when it is oxidized at an ambient temperature, such as when a semiconductor device is incinerated, arsenous acid (HAs', ) f is generated as shown in the following formula. However, since it dissolves easily, there is a problem of water contamination.

2GaA3+30t→AStOs(無水亜砒酸)+Ga
、0゜As、O,+H,O−+ 2HA80゜即ち、上
述のような半導体装置IOは民生機器としても使用され
る。このため半導体装置10t−家庭で廃棄の際に焼却
すると有毒な砒素化合物が発生し、極めて危険である問
題があった。
2GaA3+30t→AStOs (arsenous anhydride)+Ga
, 0° As, O, +H, O-+ 2HA80° That is, the semiconductor device IO as described above is also used as a consumer device. Therefore, when 10 tons of semiconductor devices are incinerated at home, toxic arsenic compounds are generated, which is extremely dangerous.

〔問題点を解決するための手段〕[Means for solving problems]

本発明は、上記問題点tS消するために、有害7c素を
含む半導体素子を所定領域に装着したステムと、該ステ
ム上に前記半導体素子を気密に封止するように取付けら
れた外囲器と、核外囲器内に前記半導体素子をほぼ覆う
ようKして設けられた該外囲器よりも低融点の被包部材
とを具備してなる半導体装置である◎ 〔作用〕 本発明に係る半導体装置によれば、外囲器よりも低融点
の被包部材により有害光Xt−含む半導体素子を覆うよ
うにしたので、焼却処理等により外囲器を破壊する程度
の熱が半導体素子に加わると、被包部材が先ず溶融して
半導体素子を被包するため、有害元素が外部に飛散する
のを防止するものである。
In order to eliminate the above-mentioned problem tS, the present invention provides a stem in which a semiconductor element containing harmful 7c elements is mounted in a predetermined area, and an envelope mounted on the stem so as to hermetically seal the semiconductor element. and an enveloping member having a lower melting point than the envelope, which is provided in a nuclear envelope so as to substantially cover the semiconductor element. [Function] The present invention has the following features: According to this semiconductor device, since the semiconductor element containing the harmful light Xt is covered with the enveloping member having a lower melting point than the envelope, the semiconductor element is not exposed to enough heat to destroy the envelope by incineration or the like. When added, the encapsulating member first melts and encapsulates the semiconductor element, thereby preventing harmful elements from scattering to the outside.

〔発明の効果〕〔Effect of the invention〕

本発明に係る半導体装置によれば、廃棄時の焼却によっ
て有害物質が蒸発轡飛散するのを防止して、水汚染等の
環境破壊が起きるのを阻止できるものである。
According to the semiconductor device according to the present invention, it is possible to prevent harmful substances from evaporating and scattering due to incineration at the time of disposal, thereby preventing environmental damage such as water pollution from occurring.

〔実施例〕〔Example〕

以下、本発明の真流例について図面を参照して説明する
。矛1図は、本発明の一実施例の断面図である。図中2
0は、AuまたはNiメッキを施したFe−Ni合金、
或はCu合金からなるステムである。ステム20の所定
領域には、Asのような有害元素を含んだGaAs  
基板を用いた半導体素子21が半田層22を介して装着
され℃いる。ステム20には、Fe−Ni合金等からな
るリード線23が貫挿され【いる。リード線23は、熱
膨張係数が金属に近い封着ガラス24によりステム2o
に密着固定されている。
Hereinafter, a true flow example of the present invention will be described with reference to the drawings. Figure 1 is a sectional view of one embodiment of the present invention. 2 in the diagram
0 is a Fe-Ni alloy plated with Au or Ni,
Alternatively, it is a stem made of Cu alloy. A predetermined region of the stem 20 contains GaAs containing harmful elements such as As.
A semiconductor element 21 using a substrate is mounted via a solder layer 22 and heated. A lead wire 23 made of Fe--Ni alloy or the like is inserted through the stem 20 . The lead wire 23 is connected to the stem 2o by a sealing glass 24 whose coefficient of thermal expansion is close to that of metal.
It is tightly fixed.

半導体素子21t−装着したステム2oの表面上に突出
したリード線23の肩部と半導体素子21間には、Au
 等からなるボンディング線25が架設されている。ス
テム2oJ:、には、Fe −Ni  合金、或はメッ
キを施したセラミック等からなる外囲器26が、半導体
素子21、突出したリード線23及びボンディング線2
5を気密に収容するように封着されている。外囲器26
で囲まれた収容部27内は、真空状態であっ℃も良いし
、或は1気圧以下の減圧状態であっても良い。収容部2
7内には、半導体素子21をほぼ)うようにして外囲器
26よりも低融点の被包部材28が設けられている。被
包部材28としては、例えばソーダ石灰ガラス(Na、
0−CaO−8i02 )或は硼珪酸ガ2.z(NaO
−B、0−8i02 )のように半導体素子21と濡水
性が良いもの程好ましい。また、被包部材28の取付は
状態は、半導体素子21の電気特性、光学特性に愚影響
を与えないように半導体素子21から離間して設けるの
が望ましい。また、被包部材28は、高温状態になった
時に溶融して半導体素子21を被包するためのものだか
ら、適度の粘度tv!する必要がある。その理由は、ガ
ラス等からなる被包部材28の粘度は、高温になるに従
って急激に低下し、外囲器26の破壊と同時に外部に流
出して、半導体素子21を被包する作用を失うからであ
る。このような場合には、軟化点の異なる部材を低軟化
温度のものから順に半導体素子21の上方に対向して積
層した構造の被包部材28を設けるのが望まし1.10 このように構成された半導体装置3oによれば、廃棄等
のために焼却処理により加熱されても、外囲器26が破
壊する前に被包部材28が溶融してその直下の半導体素
子21を被包する〇このため加熱時にAs等の有害元素
が発生しても、溶融した被包部材28によって封止され
るために外部に有害元素が飛散するのを防止できる。
Between the semiconductor element 21t and the shoulder of the lead wire 23 protruding from the surface of the attached stem 2o, there is an Au layer.
A bonding wire 25 consisting of, etc. is installed. Stem 2oJ: , an envelope 26 made of Fe-Ni alloy, plated ceramic, or the like is attached to the semiconductor element 21, the protruding lead wires 23, and the bonding wires 2.
5 is hermetically sealed. Envelope 26
The inside of the housing section 27 surrounded by 27 may be in a vacuum state at a temperature of 0.degree. C., or may be in a reduced pressure state of 1 atmosphere or less. Accommodation part 2
An encasing member 28 having a melting point lower than that of the envelope 26 is provided within the envelope 7 so as to substantially enclose the semiconductor element 21 . As the enveloping member 28, for example, soda lime glass (Na,
0-CaO-8i02) or borosilicate gas2. z(NaO
-B, 0-8i02), which have better water wettability with the semiconductor element 21, are more preferable. Further, it is preferable that the enveloping member 28 be mounted at a distance from the semiconductor element 21 so as not to adversely affect the electrical characteristics and optical characteristics of the semiconductor element 21. Furthermore, since the enveloping member 28 is for melting and encasing the semiconductor element 21 when the temperature reaches a high temperature, the enveloping member 28 has an appropriate viscosity tv! There is a need to. The reason for this is that the viscosity of the encapsulant 28 made of glass or the like rapidly decreases as the temperature increases, and as soon as the envelope 26 is broken, it flows out and loses its ability to enclose the semiconductor element 21. It is. In such a case, it is desirable to provide an encasing member 28 having a structure in which members having different softening points are stacked facing each other above the semiconductor element 21 in order from the one with the lowest softening temperature. According to the semiconductor device 3o, even if it is heated by incineration for disposal or the like, the enveloping member 28 melts and encloses the semiconductor element 21 directly below it before the envelope 26 is destroyed. Therefore, even if harmful elements such as As are generated during heating, the molten enveloping member 28 seals, so that the harmful elements can be prevented from scattering to the outside.

更に、溶融後に冷却されても今度は被包部材28が固化
して依然有参元素を外部に飛散することはない。その結
果、水汚染等が発生するのを防止して半導体装置300
安全性を高めることができる。
Furthermore, even if it is cooled after melting, the enveloping member 28 will solidify and the containing elements will not be scattered to the outside. As a result, the semiconductor device 300 is protected from water contamination and the like.
Safety can be increased.

なお、被包部材32の取付は方としては、牙2図に示す
如く、被包部材32t−外囲器26の内壁面から離して
半導体素子21との間に隙間部JJi設けるようにして
も良い。この場合には、被包部材32は、表面張力の作
用により溶融時に速やかに半導体素子21を被包するこ
とができる。更に、隙間部31内の圧力t−1気圧以下
にしてこの被包効果ヲ島めるようにしても良い。
The enveloping member 32 may be attached by providing a gap JJi between the encasing member 32t and the semiconductor element 21 apart from the inner wall surface of the envelope 26, as shown in Fig. 2. good. In this case, the encapsulating member 32 can quickly encapsulate the semiconductor element 21 when melted due to the effect of surface tension. Furthermore, the encapsulation effect may be reduced by reducing the pressure within the gap 31 to t-1 atm or less.

また1、1?3図に示す如く、素子特性に悪影響を与え
ない場合には、被包部材33を半導体素子21に接触し
た状態で取付けても良い。この場合には、比較的耐熱温
度の亮い被包部材23を用いて、半導体素子21’if
熱的に保護することができる。
Further, as shown in FIGS. 1, 1 to 3, the enveloping member 33 may be attached in contact with the semiconductor element 21 if the element characteristics are not adversely affected. In this case, the semiconductor element 21'if
Can be thermally protected.

【図面の簡単な説明】[Brief explanation of the drawing]

矛1図は、本発明の一実施例の断面図、矛2図及び矛3
図は、本発明の他の実施例の断面図、矛4図は、従来の
GaAs半導体装置の断面図である。 20・・・ステム、21・・・半導体素子、22・・・
半田層、23・・・リード線、24・・・封着ガラス、
25・・・ボンディング線、26・・・外囲器、27・
・・収容部、28・・・被包部材、30・・・半導体装
置、31・・・隙間部、32・・・被包部材、33・・
・被包部材、40.50・・・半導体装置。 出瓢人代理人 弁理士  鈴 江 武 彦第1図 第3図 第2図 鑑 第4図 胆
Figure 1 is a sectional view of one embodiment of the present invention, Figure 2 and Figure 3 are
The figure is a sectional view of another embodiment of the present invention, and Figure 4 is a sectional view of a conventional GaAs semiconductor device. 20... Stem, 21... Semiconductor element, 22...
Solder layer, 23... Lead wire, 24... Sealing glass,
25... Bonding wire, 26... Envelope, 27.
...Accommodating part, 28... Encapsulating member, 30... Semiconductor device, 31... Gap part, 32... Encapsulating member, 33...
- Encapsulating member, 40.50... semiconductor device. Representative Patent Attorney Suzue Takehiko Figure 1 Figure 3 Figure 2 Illustrated Guide Figure 4

Claims (1)

【特許請求の範囲】[Claims]  有害元素を含む半導体素子を所定領域に装着したステ
ムと、該ステム上に前記半導体素子を気密に封止するよ
うに取付けられた外囲器と、該外囲器内に前記半導体素
子をほぼ覆うようにして設けられた該外囲器よりも低融
点の被包部材とを具備することを特徴とする半導体装置
A stem having a semiconductor element containing a harmful element mounted in a predetermined area, an envelope attached to the stem so as to hermetically seal the semiconductor element, and the semiconductor element substantially covered within the envelope. 1. A semiconductor device comprising: an encasing member having a lower melting point than the envelope provided in this manner.
JP24131784A 1984-11-15 1984-11-15 Semiconductor device Granted JPS61119066A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24131784A JPS61119066A (en) 1984-11-15 1984-11-15 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24131784A JPS61119066A (en) 1984-11-15 1984-11-15 Semiconductor device

Publications (2)

Publication Number Publication Date
JPS61119066A true JPS61119066A (en) 1986-06-06
JPH0367344B2 JPH0367344B2 (en) 1991-10-22

Family

ID=17072489

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24131784A Granted JPS61119066A (en) 1984-11-15 1984-11-15 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS61119066A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20050045323A (en) * 2003-11-11 2005-05-17 삼성전기주식회사 Method for improving hermetic of ceramic package and ceramic package prepared thereby

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20050045323A (en) * 2003-11-11 2005-05-17 삼성전기주식회사 Method for improving hermetic of ceramic package and ceramic package prepared thereby

Also Published As

Publication number Publication date
JPH0367344B2 (en) 1991-10-22

Similar Documents

Publication Publication Date Title
US4769345A (en) Process for producing a hermetically sealed package for an electrical component containing a low amount of oxygen and water vapor
US4480262A (en) Semiconductor casing
US4524238A (en) Semiconductor packages
US4461924A (en) Semiconductor casing
US4594770A (en) Method of making semiconductor casing
US6594916B2 (en) Highly moisture-sensitive electronic device element and method for fabrication utilizing vent holes or gaps
JPS6255301B2 (en)
US6261867B1 (en) Method of making a package for microelectronic devices using iron oxide as a bonding agent
US20030183916A1 (en) Packaging microelectromechanical systems
KR20080075015A (en) Method for the deposition of a vaporizing material
JPH08236660A (en) Air-tightly sealed electronic package
US4412093A (en) Microcircuit flat pack with integral shell
US8850698B2 (en) Method for the sealed assembly of an electronic housing
US3538597A (en) Flatpack lid and method
US5334874A (en) Electronic device package
JPS61119066A (en) Semiconductor device
EP0434312B1 (en) Bonding a conductor to a substrate
US3566212A (en) High temperature semiconductor package
US2903629A (en) Encapsulated semiconductor assembly
US8829496B2 (en) Organic component and method for the production thereof
JP2003100921A (en) Container for optical semiconductor element
JP2001332804A (en) Semiconductor laser, and cap therefor and its manufacturing method
US7377961B2 (en) Hydrogen vent for optoelectronic packages with resistive thermal device (RTD)
JPH0142354Y2 (en)
CN100499086C (en) High wet sensitive electronic device element and its manufacturing method

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees