JPS61109229U - - Google Patents
Info
- Publication number
- JPS61109229U JPS61109229U JP19432684U JP19432684U JPS61109229U JP S61109229 U JPS61109229 U JP S61109229U JP 19432684 U JP19432684 U JP 19432684U JP 19432684 U JP19432684 U JP 19432684U JP S61109229 U JPS61109229 U JP S61109229U
- Authority
- JP
- Japan
- Prior art keywords
- detecting
- state
- writing
- reading
- operating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 7
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
Description
第１図は本考案の実施例を示すブロツク図、第
２図は第１図のチユーナの操作パネルを示す正面
図、第３図は第１図のチユーナのコントローラ部
の動作を示すフロー図、第４図はコントローラ部
の構成を示すブロツク図である。
主要部分の符号の説明、６……ＰＬＬシンセサ
イザ部、１７……コントローラ部、２０……操作
パネル、ＳＷ１ないしＳＷ７……プリセツトスイ
ツチ、ＳＷ８……アツプ指令スイツチ、ＳＷ９…
…ダウン指令スイツチ。
Fig. 1 is a block diagram showing an embodiment of the present invention, Fig. 2 is a front view showing the operation panel of the tuner shown in Fig. 1, and Fig. 3 is a flow diagram showing the operation of the controller section of the tuner shown in Fig. 1. FIG. 4 is a block diagram showing the configuration of the controller section. Explanation of symbols of main parts, 6... PLL synthesizer section, 17... Controller section, 20... Operation panel, SW 1 to SW 7 ... Preset switch, SW 8 ... Up command switch, SW 9 ...
...Down command switch.
補正 昭６０．６．１１
実用新案登録請求の範囲を次のように補正する
。Amendment June 11, 1986 The scope of claims for utility model registration is amended as follows.
【実用新案登録請求の範囲】
所定モードの状態を変化させる操作手段と、該
操作手段によつて設定した状態を記憶する記憶手
段と、該記憶手段に対して複数の状態の書き込み
又は読み出しを指示する書き込み／読み出し手段
と、前記操作手段の作動終了を検知する第１の検
知手段と、前記書き込み／読み出し手段が読み出
し状態で第１の期間以上この読み出し状態が維持
されているかを検知する第２の検知手段と、前記
第１又は第２の検知手段によつて前記書き込み／
読み出し手段を第２の期間中は書き込み可能状態
とする書き込み制御手段とを備えたことを特徴と
するメモリ装置。[Claims for Utility Model Registration] An operating means for changing the state of a predetermined mode, a storage means for storing the state set by the operating means, and an instruction to write or read a plurality of states into the storage means a first detection means for detecting an end of operation of the operation means; and a first detection means for detecting completion of operation of the operating means; and a first detection means for detecting completion of operation of the operating means; a second detection means for detecting whether the writing/writing is done by the first or second detection means;
1. A memory device comprising: write control means for setting the read means in a writable state during a second period.
Claims (1)
操作手段によつて設定した状態を記憶する記憶手
段と、該記憶手段に対して複数の書き込み又は読
み出しを指示する書き込み／読み出し手段と、前
記操作手段の作動終了を検知する第１の検知手段
と、前記書き込み／読み出し手段が記憶手段に記
憶されている１の状態を読み出し中に第１の期間
以上この読み出し状態が維持されているかを検知
する第２の検知手段と、前記第１又は第２の検知
手段によつて前記書き込み／読み出し手段を第２
の期間中は書き込み可能状態とする書き込み制御
手段とを備えたことを特徴とするメモリ装置。 An operating means for changing the state of a predetermined mode, a storage means for storing the state set by the operating means, a writing/reading means for instructing the storage means to perform a plurality of writes or reads, and the operating means a first detection means for detecting the end of the operation; and a first detection means for detecting whether the read state is maintained for a first period or more while the write/read means is reading the first state stored in the storage means. 2 detecting means, and the writing/reading means is activated by the first or second detecting means.
1. A memory device comprising: write control means that enables writing during the period.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19432684U JPS61109229U (en) | 1984-12-21 | 1984-12-21 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19432684U JPS61109229U (en) | 1984-12-21 | 1984-12-21 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS61109229U true JPS61109229U (en) | 1986-07-10 |
Family
ID=30751776
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19432684U Pending JPS61109229U (en) | 1984-12-21 | 1984-12-21 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61109229U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5680918A (en) * | 1979-12-04 | 1981-07-02 | Brother Ind Ltd | Automatic channel selector |
-
1984
- 1984-12-21 JP JP19432684U patent/JPS61109229U/ja active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5680918A (en) * | 1979-12-04 | 1981-07-02 | Brother Ind Ltd | Automatic channel selector |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61109229U (en) | ||
| JPS6443458U (en) | ||
| JPS61102444U (en) | ||
| JPH04291644A (en) | Semiconductor storage device | |
| JPS6311705B2 (en) | ||
| JPS6190090U (en) | ||
| JPH01120253U (en) | ||
| JPS621263U (en) | ||
| JPS59203205A (en) | Disc device | |
| JPH0197451U (en) | ||
| JPH0397704U (en) | ||
| JPS621261U (en) | ||
| JPS6044299U (en) | power control device | |
| JPS6427720U (en) | ||
| JPH0242522A (en) | Loading system for data control program of disk memory | |
| JPH0371478U (en) | ||
| JPH0280399U (en) | ||
| JPH03107710U (en) | ||
| JPH02145483U (en) | ||
| JPS60134340U (en) | Channel selection device | |
| JPH03156785A (en) | Disk controller | |
| JPS5810101U (en) | Programming device control device | |
| JPH0214149U (en) | ||
| JPS6331449U (en) | ||
| JPH0289669U (en) |