JPS6098713A - シンセサイザ−方式のラジオ受信機 - Google Patents
シンセサイザ−方式のラジオ受信機Info
- Publication number
- JPS6098713A JPS6098713A JP20797183A JP20797183A JPS6098713A JP S6098713 A JPS6098713 A JP S6098713A JP 20797183 A JP20797183 A JP 20797183A JP 20797183 A JP20797183 A JP 20797183A JP S6098713 A JPS6098713 A JP S6098713A
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- input data
- analog
- variable resistor
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
- H03J5/00—Discontinuous tuning; Selecting predetermined frequencies; Selecting frequency bands with or without continuous tuning in one or more of the bands, e.g. push-button tuning, turret tuner
- H03J5/02—Discontinuous tuning; Selecting predetermined frequencies; Selecting frequency bands with or without continuous tuning in one or more of the bands, e.g. push-button tuning, turret tuner with variable tuning element having a number of predetermined settings and adjustable to a desired one of these settings
- H03J5/0245—Discontinuous tuning using an electrical variable impedance element, e.g. a voltage variable reactive diode, in which no corresponding analogue value either exists or is preset, i.e. the tuning information is only available in a digital form
- H03J5/0272—Discontinuous tuning using an electrical variable impedance element, e.g. a voltage variable reactive diode, in which no corresponding analogue value either exists or is preset, i.e. the tuning information is only available in a digital form the digital values being used to preset a counter or a frequency divider in a phase locked loop, e.g. frequency synthesizer
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Superheterodyne Receivers (AREA)
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20797183A JPS6098713A (ja) | 1983-11-04 | 1983-11-04 | シンセサイザ−方式のラジオ受信機 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20797183A JPS6098713A (ja) | 1983-11-04 | 1983-11-04 | シンセサイザ−方式のラジオ受信機 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6098713A true JPS6098713A (ja) | 1985-06-01 |
JPH057891B2 JPH057891B2 (enrdf_load_stackoverflow) | 1993-01-29 |
Family
ID=16548539
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20797183A Granted JPS6098713A (ja) | 1983-11-04 | 1983-11-04 | シンセサイザ−方式のラジオ受信機 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6098713A (enrdf_load_stackoverflow) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55115147U (enrdf_load_stackoverflow) * | 1979-02-08 | 1980-08-14 | ||
JPS5644215A (en) * | 1979-09-20 | 1981-04-23 | Matsushita Electric Ind Co Ltd | Channel selection display device |
JPS5656062U (enrdf_load_stackoverflow) * | 1979-10-04 | 1981-05-15 |
-
1983
- 1983-11-04 JP JP20797183A patent/JPS6098713A/ja active Granted
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55115147U (enrdf_load_stackoverflow) * | 1979-02-08 | 1980-08-14 | ||
JPS5644215A (en) * | 1979-09-20 | 1981-04-23 | Matsushita Electric Ind Co Ltd | Channel selection display device |
JPS5656062U (enrdf_load_stackoverflow) * | 1979-10-04 | 1981-05-15 |
Also Published As
Publication number | Publication date |
---|---|
JPH057891B2 (enrdf_load_stackoverflow) | 1993-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5387913A (en) | Receiver with digital tuning and method therefor | |
EP0545342B1 (en) | Method of calibrating a superheterodyne receiver | |
EP0856946A3 (en) | Phase-locked loop circuit and radio communication apparatus using the same | |
JPH06188688A (ja) | 高周波信号受信機 | |
US4061980A (en) | Radio receiver with plural converters and frequency control | |
US5315623A (en) | Dual mode phase-locked loop | |
US6509802B2 (en) | PLL-tuning system having a phase detector with a sampling frequency equal to a reference frequency | |
JPH0340333A (ja) | チューナ選局装置 | |
JPS6098713A (ja) | シンセサイザ−方式のラジオ受信機 | |
JPS6221418B2 (enrdf_load_stackoverflow) | ||
JP2853595B2 (ja) | Pll周波数シンセサイザ | |
JP2000174652A (ja) | Fm受信機 | |
JP3676527B2 (ja) | ラジオ受信機 | |
JPH0349473Y2 (enrdf_load_stackoverflow) | ||
JP2000299646A (ja) | ダブルコンバージョンチューナ | |
JP2699717B2 (ja) | ダブルコンバージョン受信機用選局装置 | |
KR890002594B1 (ko) | 위성방송과 tv방송 입체형 수신기의 튜닝회로 | |
JPH0614713B2 (ja) | Afc回路 | |
JPH0314812Y2 (enrdf_load_stackoverflow) | ||
JPH0514569Y2 (enrdf_load_stackoverflow) | ||
JPS6267917A (ja) | Afc回路 | |
JPS6334359Y2 (enrdf_load_stackoverflow) | ||
JP3101477B2 (ja) | Pll集積回路 | |
JPS639153Y2 (enrdf_load_stackoverflow) | ||
JPS6035302Y2 (ja) | 自動同調回路 |