JPS6077116U - Muting drive circuit - Google Patents
Muting drive circuitInfo
- Publication number
- JPS6077116U JPS6077116U JP16984883U JP16984883U JPS6077116U JP S6077116 U JPS6077116 U JP S6077116U JP 16984883 U JP16984883 U JP 16984883U JP 16984883 U JP16984883 U JP 16984883U JP S6077116 U JPS6077116 U JP S6077116U
- Authority
- JP
- Japan
- Prior art keywords
- muting
- logic gate
- gate circuit
- power switch
- drive circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Amplifiers (AREA)
- Noise Elimination (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は本考案の一実施例を示す回路図であり、第２図
は第１図中の点Ａ−Ｆの電位のタイムチャートを表わし
、第２図ａは、最初にイグニッションＳＷをＯＮし、次
にＰＯＷＥＲＳＷをＯＮにした状態を示し、第２図すは
、ＰＯＷＥＲ３ＷをＯＮした後、イグニッションＳＷを
ＯＮにした状態、または、同時にＯＮした状態を示した
図である。
２・・・・・・イグニッションｓｗ、３・・・・・・Ｐ
ＯＷＥＲ３Ｗ、７．８・・・・・・マイコン駆動用Ｃ−
ＭＯ３論理ゲート回路、９・・・・・・時定数回路用抵
抗器、１０・・・・・・時定数回路用コンデンサ、１１
，１２・・・・・・放電用ダイオード、１５・・・・・
・ミューティング信号発生用Ｃ−ＭＯ３論理ゲート回路
。FIG. 1 is a circuit diagram showing an embodiment of the present invention, FIG. 2 shows a time chart of the potential at points A-F in FIG. 1, and FIG. Next, a state in which the POWERSW is turned on is shown, and FIG. 2 is a diagram showing a state in which the ignition SW is turned on after the POWER3W is turned on, or a state in which the ignition SW is turned on at the same time. 2...Ignition sw, 3...P
OWER3W, 7.8...C- for microcomputer drive
MO3 logic gate circuit, 9...Resistor for time constant circuit, 10...Capacitor for time constant circuit, 11
, 12...discharge diode, 15...
・C-MO3 logic gate circuit for muting signal generation.
Claims (1)
、第１の論理ゲート回路を駆動する第２の論理ゲート回
路とカセット挿入時にＯＮ状態となる電源スィッチを備
えたミューティング駆動回路であって、前記電源スイッ
チＯＦＦ時に常にミューティング出力を発生する第１の
論理ゲート回路と、前記電源スィッチのＯＮ状態で駆動
する第２の論理ゲート回路の出力信号路と前記第１の論
理ゲート回路の入力信号路との間に時定数回路を備え、
電源スイツチ投入時より所定時間後、ミューティングを
解除をするようにしたことを特徴とするミューティング
駆動回路。A muting drive circuit comprising a first logic gate circuit that generates a muting signal, a second logic gate circuit that drives the first logic gate circuit, and a power switch that is turned on when a cassette is inserted, A first logic gate circuit that always generates a muting output when the power switch is OFF, an output signal path of a second logic gate circuit that is driven when the power switch is ON, and an input signal of the first logic gate circuit. A time constant circuit is provided between the
A muting drive circuit characterized in that muting is canceled a predetermined time after a power switch is turned on.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16984883U JPS6077116U (en) | 1983-11-01 | 1983-11-01 | Muting drive circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16984883U JPS6077116U (en) | 1983-11-01 | 1983-11-01 | Muting drive circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6077116U true JPS6077116U (en) | 1985-05-29 |
| JPH0212737Y2 JPH0212737Y2 (en) | 1990-04-10 |
Family
ID=30370954
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16984883U Granted JPS6077116U (en) | 1983-11-01 | 1983-11-01 | Muting drive circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6077116U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57204711U (en) * | 1981-06-19 | 1982-12-27 |
-
1983
- 1983-11-01 JP JP16984883U patent/JPS6077116U/en active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57204711U (en) * | 1981-06-19 | 1982-12-27 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0212737Y2 (en) | 1990-04-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6077116U (en) | Muting drive circuit | |
| JPS58159656U (en) | Small tape recorder with radio | |
| JPS59104343U (en) | Tape recorder mode switching circuit | |
| JPS6090914U (en) | FET protection circuit | |
| JPS5843651U (en) | tape recorder | |
| JPS60116501U (en) | Control signal switching circuit | |
| JPS6074342U (en) | Pull-up resistor control circuit in key input section | |
| JPS59121932U (en) | Broadcast receiver display circuit | |
| JPS6017031U (en) | Pulse separation circuit | |
| JPS58118515U (en) | amplifier unit | |
| JPS6070921U (en) | Tape recorder control circuit | |
| JPS6045448U (en) | power transistor | |
| JPS59107708U (en) | Tape recorder mode switching circuit | |
| JPS5980832U (en) | System reset circuit | |
| JPS60116526U (en) | Digital device reset circuit | |
| JPS60179997U (en) | timer device | |
| JPS58127898U (en) | motor drive circuit | |
| JPS6060041U (en) | Eject device for tape player | |
| JPS59185734U (en) | tape recorder | |
| JPS5843616U (en) | Recording bias oscillation circuit | |
| JPS5937641U (en) | display device | |
| JPS6031711U (en) | Abnormal write prevention device | |
| JPS58191709U (en) | Shock noise prevention circuit | |
| JPS58173019U (en) | Recording/playback switching circuit | |
| JPS58105628U (en) | interface control device |