JPS6059800A - Jig for integrated circuit element - Google Patents

Jig for integrated circuit element

Info

Publication number
JPS6059800A
JPS6059800A JP58168818A JP16881883A JPS6059800A JP S6059800 A JPS6059800 A JP S6059800A JP 58168818 A JP58168818 A JP 58168818A JP 16881883 A JP16881883 A JP 16881883A JP S6059800 A JPS6059800 A JP S6059800A
Authority
JP
Japan
Prior art keywords
jig
integrated circuit
circuit element
present
circuit device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP58168818A
Other languages
Japanese (ja)
Inventor
石谷 修二
一彦 小野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toyo Communication Equipment Co Ltd
Original Assignee
Toyo Communication Equipment Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyo Communication Equipment Co Ltd filed Critical Toyo Communication Equipment Co Ltd
Priority to JP58168818A priority Critical patent/JPS6059800A/en
Publication of JPS6059800A publication Critical patent/JPS6059800A/en
Pending legal-status Critical Current

Links

Landscapes

  • Supply And Installment Of Electrical Components (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 本発明は多数のピンを有する集積回路素子、特にD I
 P (Dual Inl ine Pakage )
に使用する治具に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an integrated circuit device having a large number of pins, in particular a DI
P (Dual Inline Package)
Regarding jigs used for.

従来から集積回路素子をプリント板に装着したものをチ
ェックする際治具を用いて氾11定器に接続することは
広く行なわれている。このテスト用治具ばW!、1図に
示す如(DIP型集型口積回路素子1ン2を両側から挾
み前記集積回路素子のピン2と接触する部分に設けた接
触片3と治具本体4の頭上部に設けた電極5を結線した
構造のものが一般的である。
Conventionally, when checking an integrated circuit device mounted on a printed board, it has been widely practiced to connect it to a flood control device using a jig. This test jig is W! , as shown in FIG. 1 (a contact piece 3 is provided on the head of the jig main body 4, and a contact piece 3 is provided at the part that sandwiches the DIP type integrated circuit element 1 and 2 from both sides and makes contact with the pin 2 of the integrated circuit element). A structure in which electrodes 5 are connected together is common.

上述の如き従来の集積回路素子用治具に於ては電極5及
び集積回路素子のピン番号f:表示するものは何等付さ
れておらず、所要のビンを捜すにあたってはピンの1番
からあるいは最後からその都度截ぞえていた。然るに近
年集積回路の高密化が進み、ビン数も飛開に増え゛、現
在60ビンにも及ぶものが存在するが、このようにビン
の数が多くなると前記治具の使用の際特定のビンを捜す
ため多くの時間を要すると云う欠点があった。
In the conventional integrated circuit device jig as described above, there is no display attached to the electrode 5 or the pin number f of the integrated circuit device, and when searching for the desired bin, start from pin number 1 or I kept repeating it from the end. However, as integrated circuits have become more dense in recent years, the number of bins has increased dramatically, and there are currently as many as 60 bins. The disadvantage is that it takes a lot of time to search.

本発明は上述したような従来の集積回路素子用治具の欠
点を除去するためになされたものであって、治具の表面
あるいは側面に、それぞれの電極が集積回路のピンの何
番にあたるか容易にわかるようマーキングを施した集積
回路素子用治具を提供することを目的とする。 ゛以下
本発明を図面に示した実施例に基づいて詳細に説明する
The present invention was made in order to eliminate the drawbacks of the conventional integrated circuit device jig as described above. An object of the present invention is to provide a jig for an integrated circuit element that is marked for easy identification.゛Hereinafter, the present invention will be explained in detail based on embodiments shown in the drawings.

第2図は本発明に係る集積回路素子用治具の一実施例を
示す斜視図である。
FIG. 2 is a perspective view showing an embodiment of the integrated circuit device jig according to the present invention.

本図に於て5・5.フ゛°゛°°は前記治具0頭頂部1
設けた電極であるが、これらに対応する前記治具本体4
の上端部に切欠6,6.・・・・・・を設ける。
In this figure, 5.5.゛°゛°° is the jig 0 top of the head 1
Although the electrodes are provided, the jig main body 4 corresponding to these
Notches 6, 6. ...... will be established.

この切欠き6,6.・・・・・・は例えばピン番号5,
10.15・・・・・・の如くピン番号を認識し易いよ
うに適当な間隔をもって設ける。
This notch 6,6. For example, pin number 5,
10.15..., the pin numbers are provided at appropriate intervals so that they can be easily recognized.

又本発明は以下のように変形しても良い。Further, the present invention may be modified as follows.

第3図は本発明に係る集積回路素子用治具の他の実施例
を示す部分的な斜視図でおるが、前記マーキイグとして
治具本体4の側面に所定の間隔を以ってピン番号に該当
する数字7,7.・・・・・を印刷もしくは成形する。
FIG. 3 is a partial perspective view showing another embodiment of the jig for integrated circuit elements according to the present invention. Applicable number 7,7. ... to be printed or molded.

又この場合前述の数字の代りに第4図の如く単なるライ
ン8,8.・・・・・・の印刷か成形でも良く、あるい
は第5図に示すように治具本体4の頭頂面の所定の位置
にドツトマーク9,9.・・・・・・を印刷あるいは成
形しても良い。
Also, in this case, instead of the aforementioned numbers, there are simply lines 8, 8, . . . as shown in FIG. . . . may be printed or molded, or as shown in FIG. 5, dot marks 9, 9 . . . . may be printed or molded.

本発明は以上説明した如く構成するので、プリント板等
に装着した多くのピンを有する集積回路をこの治具を用
いて調整等を行う場合、所要の電極を捜すにあたって前
記マーキングを目付しにカウントすることができるから
容易に目標の電極ケみつけることができる。
Since the present invention is constructed as described above, when using this jig to adjust an integrated circuit having many pins attached to a printed board etc., the markings are counted as a basis weight when searching for the required electrode. The target electrode can be easily found.

以上説明した如く本発明によれば多数のピンを有する集
積回路素子を装着した電子回路の調整、保守を行う場合
の作業能率を向上させるうえで著しい効果がある。
As described above, the present invention has a significant effect in improving work efficiency when adjusting and maintaining an electronic circuit equipped with an integrated circuit element having a large number of pins.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は治具と集積回路素子を示す断面図、第2図は本
発明の実施例を示す斜視図べ第3図は本発明の変形例を
示す斜視図、第4図、第5図はさらに変形例を示す斜視
図。 1・・・・・・・・・集積回路素子、2・・・・・・・
・集積回路素子のピン、3・・・・・・・・・治具の接
触片。 4・・・・・・・・・治具本体、訃・・・・・・・・を
極。 6・・・・・・・・・切欠き、7・・・・・・・・・番
号、8・・・・・・・・・ライン、9・・・・・・・・
・ドツトマーク特許出願人 東洋通信機株式会社
FIG. 1 is a sectional view showing a jig and an integrated circuit element, FIG. 2 is a perspective view showing an embodiment of the invention, FIG. 3 is a perspective view showing a modification of the invention, and FIGS. 4 and 5. FIG. 3 is a perspective view showing a further modified example. 1......Integrated circuit element, 2......
・Pin of integrated circuit element, 3... Contact piece of jig. 4......Jig body, butt... 6・・・・・・・・・Notch, 7・・・・・・・・・Number, 8・・・・・・・・・Line, 9・・・・・・・・・
・Dot mark patent applicant Toyo Tsushinki Co., Ltd.

Claims (4)

【特許請求の範囲】[Claims] (1)多数のピンを有する集積回路素子用治具に於て、
前記治具の表面あるいは側面の該治具に設けた電極に対
応する所要の位置にマーキングを施したことを特徴とす
る集積回路素子用治具。
(1) In a jig for an integrated circuit element having a large number of pins,
A jig for an integrated circuit element, characterized in that markings are provided on the surface or side surface of the jig at required positions corresponding to electrodes provided on the jig.
(2)前記マーキングが前記治具の表面あるいは側面に
設けた突起、凹陥あるいは印刷であることを特徴とする
特許請求の範囲(1)記載の集積回路素子用治具。
(2) The jig for an integrated circuit element according to claim (1), wherein the marking is a projection, a depression, or a print provided on the surface or side surface of the jig.
(3)前記マーキングがビン番号であること’(r%徴
とする特許請求の範囲(11又はい)記載の集積回路素
子用治具。
(3) The integrated circuit device jig according to claim (11), wherein the marking is a bin number (r% sign).
(4)前記マーキングを所定のビン間隔をもって施した
ことを特徴とする特許請求の範囲(1)。 C)又は(3)記載の集積回路素子用治具。
(4) Claim (1) characterized in that the markings are applied at predetermined bin intervals. C) or the integrated circuit device jig described in (3).
JP58168818A 1983-09-12 1983-09-12 Jig for integrated circuit element Pending JPS6059800A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58168818A JPS6059800A (en) 1983-09-12 1983-09-12 Jig for integrated circuit element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58168818A JPS6059800A (en) 1983-09-12 1983-09-12 Jig for integrated circuit element

Publications (1)

Publication Number Publication Date
JPS6059800A true JPS6059800A (en) 1985-04-06

Family

ID=15875069

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58168818A Pending JPS6059800A (en) 1983-09-12 1983-09-12 Jig for integrated circuit element

Country Status (1)

Country Link
JP (1) JPS6059800A (en)

Similar Documents

Publication Publication Date Title
JPS6059800A (en) Jig for integrated circuit element
JPS6059682A (en) Socket for integrated circuit element
JPS6146770U (en) chip parts
JPS60172358U (en) printed wiring board
JPS6081672U (en) printed wiring board
JPS59171400U (en) IC insertion head
JPS60166102U (en) chip parts
JPS60171683U (en) Laser trimmer with autoloader
JPS59120474U (en) test clip
JPS60111060U (en) Printed circuit board marking
JPS58127632U (en) capacitor
JPS5920664U (en) printed board
JPH04179188A (en) Integrated circuit board
JPS617064U (en) Printed board
JPS60146379U (en) Printed wiring board for mounting chip components
JPS59173400U (en) printed circuit board holder
JPS5987132U (en) pattern capacitor
JPS6073244U (en) IC fixing device
JPS5825067U (en) Template for printed wiring board
JPS59109175U (en) Print pattern for double-sided printed circuit board
JPS6048489U (en) ruler
JPS60190063U (en) square chip parts
JPS60131379U (en) scribing tool
JPS58144869U (en) Printed board
JPS58114067U (en) Printed circuit board check sheet