JPS6041851A - Loudspeaker telephone set - Google Patents

Loudspeaker telephone set

Info

Publication number
JPS6041851A
JPS6041851A JP14959883A JP14959883A JPS6041851A JP S6041851 A JPS6041851 A JP S6041851A JP 14959883 A JP14959883 A JP 14959883A JP 14959883 A JP14959883 A JP 14959883A JP S6041851 A JPS6041851 A JP S6041851A
Authority
JP
Japan
Prior art keywords
output
circuit
conversion
rectifier circuit
detection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14959883A
Other languages
Japanese (ja)
Other versions
JPH028504B2 (en
Inventor
Seiji Nakama
名嘉真 成二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP14959883A priority Critical patent/JPS6041851A/en
Publication of JPS6041851A publication Critical patent/JPS6041851A/en
Publication of JPH028504B2 publication Critical patent/JPH028504B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M1/00Substation equipment, e.g. for use by subscribers
    • H04M1/60Substation equipment, e.g. for use by subscribers including speech amplifiers
    • H04M1/6033Substation equipment, e.g. for use by subscribers including speech amplifiers for providing handsfree use or a loudspeaker mode in telephone sets

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)

Abstract

PURPOSE:To expand the dynamic range through calculation and also to attain stable voice switch operation by deciding the logarithmic characteristic depending on a numeral set to a memory of a CPU. CONSTITUTION:A signal changed by 1dB each is outputted from an output port PTC of the CPU, a voltage A appearing at an output of a ladder resistor 14 and a detected rectifier output voltage B in response to a voltage at a signal input terminal 17 are compared by a comparator 16, and A/D conversion is conducted sequentially while supervising the output of the comparator 16 at a port PTA. When a switch element 21 is turned off and the output of the comparator 16 is at L level, i.e., an input signal is <=-30dB in this case, the switch element 21 is turned on to increase the gain of the detection rectifier circuit 18 to 30dB and the A/D conversion is conducted. When the output of the comparator 16 is at H conversely, the switch element 21 is turned off for the A/D conversion and the dynamic range is expanded by adding numeral 30 to the result of the conversion.

Description

【発明の詳細な説明】 (産業上の利用分野) 本発明は、送話信号と受話信号の比較を行ない・・ウリ
ング防止のため挿入した送話系・受話系の損失回路を制
御する拡声電話装置に関するものである。
Detailed Description of the Invention (Industrial Field of Application) The present invention compares a transmitting signal and a received signal... A loudspeaker telephone that controls loss circuits in the transmitting and receiving systems inserted to prevent ringing. It is related to the device.

(従来例の構成とその問題点) 一般に、拡声電話装置としては、第1図のように、マイ
クロフォン1、マイクア、ンフ02、送話可変損失回路
3、ハイブリッドトランス4、受話可変損失回路5、ス
ピーカアンプ6、スピーカ7、送話検波整流回路8、受
話検波整流回路9、音声スイッチ制御回路10で構成さ
れている。すなわち、この装置ではハウリングを防止す
るため、送話および受話の通話路に損失回路3.5を挿
入し、音声スイッチ制御回路10により送話検波整流回
路8の出力と受話検波整流回路9の出力の大小を比較し
てその損失回路3,5を制御している。
(Configuration of conventional example and its problems) In general, as shown in FIG. It is composed of a speaker amplifier 6, a speaker 7, a transmitting detection rectifier circuit 8, a receiving detection rectifier circuit 9, and an audio switch control circuit 10. That is, in this device, in order to prevent howling, a loss circuit 3.5 is inserted in the transmission and reception communication paths, and the voice switch control circuit 10 divides the output of the transmission detection rectifier circuit 8 and the output of the reception detection rectification circuit 9. The loss circuits 3 and 5 are controlled by comparing the magnitudes of .

ここで送話・受話の検波整流回路8,9は、送話・受話
音声信号の差が比例動作するように、第2図のように主
にダイオードDI 、D2、演算増幅器12から構成さ
れる対数変換回路11と整流回路13から構成されてい
る。この検波整流回路の問題点としては送話・受話検波
整流回路8,9の入出力特性はダイオードDI+D2の
電気的特性により左右されるため、送話及び受話検波整
流回路に使用するダイオードは特性を揃える必要があシ
、まだ一般のダイオードを使用した場合、対数特性は低
いレベルの入力になるにしたがって直線性がなくなりダ
イナミックレンジは40 dB前後である。更にダイオ
ードの特性は温度によって大きく変化するため、出力電
圧、入出力特性の傾斜も大きく変化する。これらの影響
により、送話・受話信号の差をとって比較するには誤動
作が生じ易く正しい制御が行なわれない恐れがある。
Here, the detection rectifier circuits 8 and 9 for transmitting and receiving are mainly composed of diodes DI and D2, and an operational amplifier 12, as shown in FIG. 2, so that the difference between the transmitting and receiving audio signals operates proportionally. It is composed of a logarithmic conversion circuit 11 and a rectification circuit 13. The problem with this detection rectifier circuit is that the input/output characteristics of the transmitting and receiving detection rectifier circuits 8 and 9 are influenced by the electrical characteristics of the diodes DI+D2, so the diodes used in the transmitting and receiving detection rectifier circuits have different characteristics. However, if a general diode is used, the logarithmic characteristic loses linearity as the input level becomes lower, and the dynamic range is around 40 dB. Furthermore, since the characteristics of the diode change greatly depending on the temperature, the output voltage and the slope of the input/output characteristics also change greatly. Due to these influences, when the difference between the transmitted and received signals is determined and compared, malfunctions are likely to occur and correct control may not be performed.

(発明の目的) 本発明は上記従来例の問題点を解決するものであり、対
数変換のダイナミックレンジを拡張して音声スイッチ動
作が安定に行なわれるようにすることを目的とするもの
である。
(Objective of the Invention) The present invention solves the problems of the conventional example described above, and aims to extend the dynamic range of logarithmic conversion so that the voice switching operation can be performed stably.

(発明の構成) 本発明は、上記目的を達成するだめに、送話或は受話信
号の対数A/D変換を行なうもので、変換にあたっては
マイクロプロセッサ(以下CI)Uと略記)内のROM
或はRAMに設定した対数のテーブルを参照しその内容
をR−2Rネツトワーク(以下ラダー抵抗と略記)に出
力しその出力電圧と送話或は受話信号の検波整流出力電
圧とをコンパレータによシ比較しなから述次A/D変換
を行なう。更に、検波整流回路の利得を制御しなからA
/D変換を行ない、CPU内にて数値計算を施しダイナ
ミックレンジを拡張するもので、これによシ従来の対数
素子のバラツキを考慮せずにまた簡単な構成で対数変換
のダイナミックレンジを拡張することができる。
(Structure of the Invention) In order to achieve the above object, the present invention performs logarithmic A/D conversion of a transmitting or receiving signal.
Alternatively, refer to the logarithm table set in RAM, output the contents to the R-2R network (hereinafter abbreviated as ladder resistance), and use a comparator to compare the output voltage and the detected rectified output voltage of the transmitting or receiving signal. Predicate A/D conversion is performed without comparison. Furthermore, since the gain of the detection rectifier circuit is controlled, A
/D conversion and performs numerical calculations within the CPU to expand the dynamic range.This allows the dynamic range of logarithmic conversion to be expanded with a simple configuration without considering the variations in conventional logarithmic elements. be able to.

(実施例の説明) 以下、本発明を第3図に示す一実施例によシ説明する。(Explanation of Examples) The present invention will be explained below using an embodiment shown in FIG.

第3図において、14はラダー抵抗、15はCPU、1
6はコンパレータ、17は、送話或は受話信号の入力端
子、18は入力信号を直流電圧に変換する検波整流回路
である。ここでこの検波整流回路は第4図のように演算
増幅器20を主とした構成となっており、さらにCPU
の制御信号19でオンオフ制御されるスイッチ素子21
によシ利得が可変できるようになっている。
In Figure 3, 14 is a ladder resistor, 15 is a CPU, 1
6 is a comparator, 17 is an input terminal for a transmitting or receiving signal, and 18 is a detection rectifier circuit that converts the input signal into a DC voltage. As shown in FIG. 4, this detection rectifier circuit is mainly composed of an operational amplifier 20, and further includes a CPU.
A switch element 21 that is on/off controlled by a control signal 19 of
The gain can be varied.

このような構成において、−例としてダイナミックレン
ジ60 dBの対数変換を得るだめの動作を述べると、
先づA/D変換の動作は、cPU出力、tr −トPT
Cから信号を出力させラダー抵抗工4の出力に現われる
電圧Aと信号入力端子17に応じた検波整流出力電圧B
との比較をコンパレータ16で行ないこの出力をボート
PTAで監視しながら逐次A/D変換を行なうわけであ
るが、cPUの出力ポートPTCから出力する信号は第
5図のようにあらかじめCPUのROM或はRAMに1
 dB毎に変化する16進の数値を設定し順次指定され
る番地の内容を出力するようにしている。したがって、
ラダー抵抗14出力Aと検波整流回路18の出力Bは対
数での比較を行なうことになシ、さらに最終のA/D変
換の値は、ROM或はRAMの番地が対数のA/D値と
なる。第5図においては0〜30番地寸で、すなわち3
0 dBの対数変換ができるわけである。
In such a configuration, the operation for obtaining logarithmic transformation with a dynamic range of 60 dB will be described as an example.
First, the A/D conversion operation is performed using the cPU output, tr-PT
Voltage A that outputs a signal from C and appears at the output of ladder resistor 4 and detected rectified output voltage B that corresponds to signal input terminal 17
The comparator 16 performs a comparison with the output port PTC, and sequential A/D conversion is performed while monitoring this output using the boat PTA.However, the signal output from the output port PTC of the cPU is stored in advance in the CPU's ROM or as shown in Figure 5. is 1 in RAM
A hexadecimal value that changes every dB is set, and the contents of the specified address are output in sequence. therefore,
The output A of the ladder resistor 14 and the output B of the detection rectifier circuit 18 must be compared logarithmically, and the final A/D conversion value is determined by the fact that the ROM or RAM address is a logarithmic A/D value. Become. In Figure 5, the address size is 0 to 30, that is, 3
This means that logarithmic transformation of 0 dB is possible.

次に60 dBまで拡張するだめの動作を述べる。Next, we will describe the operation required to expand to 60 dB.

第4図においてスイッチ素子21がオンした時にはこの
回路の利得が30dB、オフした時にはOdBとなるよ
う抵抗R1とR2の値を設定する。ただしここでは入力
端子17に入力される最大レベルは説明の簡便上OdB
として考える。
In FIG. 4, the values of resistors R1 and R2 are set so that the gain of this circuit is 30 dB when the switch element 21 is turned on, and O dB when it is turned off. However, here, the maximum level input to the input terminal 17 is OdB for convenience of explanation.
Think of it as.

次に第3図のCPUの出カポ−) PTCに第5図に示
す0番地の内容を出力し、ラダー抵抗14の出力に現わ
れる電圧Aと、スイッチ素子21がオフ状態で、入力端
子に−30dBのレベルが入力された時の検波整流回路
18の出力電圧Bが同じとなるようラダー抵抗14に接
続された抵抗Rの値を設定しこの時の電圧Aを基準電圧
とする。
Next, the content of address 0 shown in FIG. 5 is output to the PTC (output capo of the CPU shown in FIG. 3), and the voltage A appearing at the output of the ladder resistor 14 and the input terminal - The value of the resistor R connected to the ladder resistor 14 is set so that the output voltage B of the detection rectifier circuit 18 when a level of 30 dB is input is the same, and the voltage A at this time is set as the reference voltage.

この設定状態において、スイッチ素子21がオフとなる
ようCPUのボートPTBから制御信号を出力し、ボー
) PTAにてコノ・ぐレータ出力を監視する。この時
、出力がLOWの場合、すなわち、入力信号が−30d
B以下の場合はスイッチ素子21をオンにし検波整流回
路の利得を30 dBに上げてA/D変換を行なう。逆
にコンパレータ出力がHIGHの時にはスイッチ素子2
1をオフにし、A/D変換を行ないそのA/D変換結果
の値に30を加えるようにする。この一連の動作フロー
を第6図に示す。
In this setting state, a control signal is output from the CPU boat PTB so that the switch element 21 is turned off, and the controller output is monitored by the boat PTA. At this time, if the output is LOW, that is, the input signal is -30d
If it is below B, the switch element 21 is turned on, the gain of the detection rectifier circuit is increased to 30 dB, and A/D conversion is performed. Conversely, when the comparator output is HIGH, switch element 2
1 is turned off, A/D conversion is performed, and 30 is added to the value of the A/D conversion result. The flow of this series of operations is shown in FIG.

以上のことから本実施例においては、送話或は受話系の
レベルを制御することによりグイナミノクレンジが拡張
できる。
From the above, in this embodiment, the Guinamino clean can be extended by controlling the level of the transmitting or receiving system.

(発明の効果) 以上説明したように、本発明によれば、対数特性l1−
i:CPU内に設定した数値で決定されるため、従来の
ように対数変換用素子のバラツキを考慮せず安定な特性
が得られ、またCPU内でA/D変換を行ないダイナミ
ックレンジも計算によって拡張することができるので、
安定した音声スイッチの動作が得られるようになシ、簡
単な構成で優れた特性の拡声電話装置を提供することが
できる。
(Effects of the Invention) As explained above, according to the present invention, the logarithmic characteristic l1−
i: Since it is determined by the numerical value set in the CPU, stable characteristics can be obtained without considering variations in logarithmic conversion elements as in the past, and the dynamic range is also calculated by performing A/D conversion in the CPU. Since it can be expanded
It is possible to provide a loudspeaker telephone device with a simple configuration and excellent characteristics so that stable voice switch operation can be obtained.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の拡声電話装置の構成図、第2図は第1図
に示す検波整流回路の具体回路図、第3図は本発明の一
実施例における拡声電話装置の対数変換のためのA/D
変換回路、第4図は第3図における検波整流回路18の
具体回路図、第5図は対数変換のためのCPU内に設定
する対数テーブル、第6図はダイナミックレンジ拡張の
だめのフローである。 14・・・ラダー抵抗、15・・・CPU、16・・コ
ンiぐレータ、】7・・・信号入力端子、18・・・検
波整流回路、21・・スイッチ素子。 第1図 第2図 第3図 第5図 第6図
FIG. 1 is a block diagram of a conventional loudspeaker telephone device, FIG. 2 is a specific circuit diagram of the detection rectifier circuit shown in FIG. 1, and FIG. A/D
FIG. 4 is a specific circuit diagram of the detection rectifier circuit 18 in FIG. 3, FIG. 5 is a logarithmic table set in the CPU for logarithmic conversion, and FIG. 6 is a flowchart for expanding the dynamic range. 14... Ladder resistor, 15... CPU, 16... Converter, ]7... Signal input terminal, 18... Detection rectifier circuit, 21... Switch element. Figure 1 Figure 2 Figure 3 Figure 5 Figure 6

Claims (1)

【特許請求の範囲】 送話系、受話系にそれぞれ挿入されたハウリング防止の
ための損失回路と、送話信号、受話信号のレベル差に応
じて前記損失回路を制御する音声スイッチ制御回路と、
送話・受話音声信号のレベル差が比例動作するよう如前
記音声スイッチ制御回路の入力側にそれぞれ設けられる
対数変換機能を備えた検波整流回路であってマイクロプ
ロセッサにより制御されるスイッチ素子を有し、このス
イッチ素子のオン・オフ動作にょシ利得が可変できる検
波整流回路と、前記マイクロプロセッサの出力を電圧の
大きさに変換するラダー抵抗と、コンパレータとを有し
、前記検波整流回路の出力と、前記ラダー抵抗の出力と
を前記コンパレータにょシ比較し、その比較出力を前記
マイクロプロセッサに入力して逐次A/D変換を行なう
ことにょシ、前記対数変換のダイナミックレンジを拡張
するようにしたことを特徴とする拡声電話装置。 (2)前記ラダー抵抗の出力が基準電圧となるよう前記
マイクロプロセッサから設定値を出力するとともに前記
検波整流回路の利得可変を行なう前記スイッチ素子を利
得が小さくなるよう制御信号を与え、前記検波整流回路
出力が基準電圧よりも大きい場合には前記スイッチ素子
の制御はそのitの状態とし、逆に前記検波整流回路の
出力が基準電圧よシ小さい場合には検波整流回路の利得
を大きくする手段を有することを特徴とする特許請求範
囲第(1)項記載の拡声電話装置。 (3)前記A/D変換は、前記マイクロプロセッサ内に
あらかじめ設定した対数のテーブルを参照して行なうこ
とを特徴とする特許請求範囲第(1)項又は第(2)項
記載の拡声電話装置。
[Scope of Claims] A loss circuit for howling prevention inserted in a transmitting system and a receiving system, respectively; an audio switch control circuit that controls the loss circuit according to a level difference between the transmitting signal and the receiving signal;
A detection rectifier circuit equipped with a logarithmic conversion function is provided on the input side of the audio switch control circuit so that the level difference between the transmitting and receiving audio signals operates proportionally, and has a switching element controlled by a microprocessor. , a detection rectifier circuit whose gain can be varied for on/off operation of the switching element, a ladder resistor which converts the output of the microprocessor into a voltage magnitude, and a comparator, and the output of the detection rectifier circuit and the output of the detection rectifier circuit. , the output of the ladder resistor is compared with the comparator, and the comparison output is input to the microprocessor to perform sequential A/D conversion, and the dynamic range of the logarithmic conversion is expanded. A loudspeaker telephone device featuring: (2) Output a set value from the microprocessor so that the output of the ladder resistor becomes a reference voltage, and also apply a control signal to the switch element that changes the gain of the detection rectification circuit so that the gain becomes small, and adjust the detection and rectification circuit. When the circuit output is higher than the reference voltage, the control of the switching element is set to the "IT" state, and when the output of the detection rectifier circuit is smaller than the reference voltage, the gain of the detection rectifier circuit is increased. A loudspeaker telephone device according to claim (1), characterized in that: (3) The loudspeaker telephone device according to claim (1) or (2), wherein the A/D conversion is performed by referring to a logarithm table preset in the microprocessor. .
JP14959883A 1983-08-18 1983-08-18 Loudspeaker telephone set Granted JPS6041851A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14959883A JPS6041851A (en) 1983-08-18 1983-08-18 Loudspeaker telephone set

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14959883A JPS6041851A (en) 1983-08-18 1983-08-18 Loudspeaker telephone set

Publications (2)

Publication Number Publication Date
JPS6041851A true JPS6041851A (en) 1985-03-05
JPH028504B2 JPH028504B2 (en) 1990-02-26

Family

ID=15478701

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14959883A Granted JPS6041851A (en) 1983-08-18 1983-08-18 Loudspeaker telephone set

Country Status (1)

Country Link
JP (1) JPS6041851A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10004445B2 (en) 2010-09-16 2018-06-26 Neurometrix, Inc. Apparatus and method for stimulator on-skin short detection
USD837394S1 (en) 2017-07-11 2019-01-01 Neurometrix, Inc. Transcutaneous electrical nerve stimulation (TENS) device
USD857910S1 (en) 2017-09-21 2019-08-27 Neurometrix, Inc. Transcutaneous electrical nerve stimulation device
USD861903S1 (en) 2018-05-15 2019-10-01 Neurometrix, Inc. Apparatus for transcutaneous electrical nerve stimulation
USD865986S1 (en) 2017-09-21 2019-11-05 Neurometrix, Inc. Transcutaneous electrical nerve stimulation device strap
US10881311B2 (en) 2010-09-16 2021-01-05 Neurometrix, Inc. Apparatus and method for the automated measurement of sural nerve conduction velocity and amplitude

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5188104A (en) * 1975-01-31 1976-08-02
JPS5544256A (en) * 1978-09-22 1980-03-28 Komatsu Ltd Programmable a-d converter
JPS55149883A (en) * 1979-05-07 1980-11-21 Seiko Epson Corp Analog-digital converter for electric measuring device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5188104A (en) * 1975-01-31 1976-08-02
JPS5544256A (en) * 1978-09-22 1980-03-28 Komatsu Ltd Programmable a-d converter
JPS55149883A (en) * 1979-05-07 1980-11-21 Seiko Epson Corp Analog-digital converter for electric measuring device

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10004445B2 (en) 2010-09-16 2018-06-26 Neurometrix, Inc. Apparatus and method for stimulator on-skin short detection
US10881311B2 (en) 2010-09-16 2021-01-05 Neurometrix, Inc. Apparatus and method for the automated measurement of sural nerve conduction velocity and amplitude
USD837394S1 (en) 2017-07-11 2019-01-01 Neurometrix, Inc. Transcutaneous electrical nerve stimulation (TENS) device
USD857910S1 (en) 2017-09-21 2019-08-27 Neurometrix, Inc. Transcutaneous electrical nerve stimulation device
USD865986S1 (en) 2017-09-21 2019-11-05 Neurometrix, Inc. Transcutaneous electrical nerve stimulation device strap
USD861903S1 (en) 2018-05-15 2019-10-01 Neurometrix, Inc. Apparatus for transcutaneous electrical nerve stimulation

Also Published As

Publication number Publication date
JPH028504B2 (en) 1990-02-26

Similar Documents

Publication Publication Date Title
JP2743492B2 (en) Transmission output power control device
JPH0574250B2 (en)
JPS6041851A (en) Loudspeaker telephone set
US4899380A (en) Loudspeaking telephone with a variable gain circuit
JPS6127714B2 (en)
JPH0590853A (en) Power amplifier
JPH0113781B2 (en)
US4689506A (en) Control circuit for use with electronic attenuators and method for providing a control signal proportional to absolute temperature
JP2845462B2 (en) Optical receiving circuit
JPH0427228Y2 (en)
JPH0795772B2 (en) Signal sound detector
JPH0327608A (en) Optical agc circuit
JPH039414Y2 (en)
JP2813128B2 (en) Transmission line loss compensation circuit
JPH0728331B2 (en) Transmit / receive switching circuit
JPH01221010A (en) Automatic power control circuit
JPH05145647A (en) Voice switch circuit
JPH04258006A (en) Gain controller
JPS639233A (en) Detection circuit for control of transmission power
JPS62269428A (en) Agc circuit
JPS6027439Y2 (en) Voice switch control circuit device
JPS61245752A (en) Telephone line holding system
KR970031248A (en) Audio input signal automatic discrimination circuit
JPS61261950A (en) Telephone set circuit
JPH04284724A (en) Squelch circuit