JPS6033454U - 半導体装置の構造 - Google Patents

半導体装置の構造

Info

Publication number
JPS6033454U
JPS6033454U JP12601783U JP12601783U JPS6033454U JP S6033454 U JPS6033454 U JP S6033454U JP 12601783 U JP12601783 U JP 12601783U JP 12601783 U JP12601783 U JP 12601783U JP S6033454 U JPS6033454 U JP S6033454U
Authority
JP
Japan
Prior art keywords
rectangular
hole
semiconductor device
case
plug
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12601783U
Other languages
English (en)
Inventor
秀章 小林
Original Assignee
日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社 filed Critical 日本電気株式会社
Priority to JP12601783U priority Critical patent/JPS6033454U/ja
Publication of JPS6033454U publication Critical patent/JPS6033454U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第1図は本考案による半導体装置の構造を示す斜視図、
第2図は第1図の方形ケースのA−A断面図、第3図は
方形ケースと角形プラグとの嵌合の状態を示す斜視図、
第4図は半導体装置の端子配列をバス形式にし、積み重
ねた構造を示す斜視図である。 1・・・半導体装置の方形ケース、2・・・角形貫通孔
、3・・・接触端子(接片)、4・・・プリント板。 第3図 −第4図

Claims (1)

    【実用新案登録請求の範囲】
  1. 集積回路を内蔵した方形ケースの周縁部に多数の角形貫
    通孔を設け、各角形貫通孔の内壁面に、前記集積回路よ
    り引き出された複数のリード線にそれぞれ接続された弾
    性部材の接片を設け、プリント基板上に、前記方向ケー
    スに設けられた角形貫通孔に対応した角形プラグを着脱
    可能に設け、前記角形貫通孔と角形プラグを嵌合させる
    ことにより方形ケースの端子と角形プラグとの電気接続
    を行なうことを特徴とする半導体装置の構造。
JP12601783U 1983-08-12 1983-08-12 半導体装置の構造 Pending JPS6033454U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12601783U JPS6033454U (ja) 1983-08-12 1983-08-12 半導体装置の構造

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12601783U JPS6033454U (ja) 1983-08-12 1983-08-12 半導体装置の構造

Publications (1)

Publication Number Publication Date
JPS6033454U true JPS6033454U (ja) 1985-03-07

Family

ID=30286690

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12601783U Pending JPS6033454U (ja) 1983-08-12 1983-08-12 半導体装置の構造

Country Status (1)

Country Link
JP (1) JPS6033454U (ja)

Similar Documents

Publication Publication Date Title
JPS5895580U (ja) 電子部品とコネクタとの接続構造
JPS6033454U (ja) 半導体装置の構造
JPS60111071U (ja) 電気回路装置
JPS6052639U (ja) 光起電力装置
JPS6142773U (ja) 電池接続装置
JPS5827947U (ja) 混成集積回路装置
JPS58144850U (ja) 多端子集積回路ケ−スの構造
JPS59105785U (ja) プラグイン型検知器
JPS605085U (ja) 接続子
JPS59144885U (ja) 電気接続子
JPS59135628U (ja) ブロツク化した電気回路用チツプ部品
JPS59164252U (ja) 半導体装置
JPS59127258U (ja) フレキシブルプリント基板
JPS6073271U (ja) プリント配線板
JPS6061742U (ja) 集積回路装置
JPS60130518U (ja) 複写機内の電気部品結線装置
JPS59123348U (ja) 混成集積回路装置
JPS59104656U (ja) ボタン電話装置における配線接続構造
JPS5936186U (ja) プリント基板用コネクタ
JPS5834703U (ja) 電気部品の端子接続構造
JPS5877084U (ja) 回路基板
JPS59128747U (ja) 積層混成集積回路装置用リ−ドフレ−ム
JPS58184859U (ja) 接続装置
JPS5931270U (ja) プリント基板
JPS58130272U (ja) プリント基板