JPS60230266A - 演算装置 - Google Patents

演算装置

Info

Publication number
JPS60230266A
JPS60230266A JP59086451A JP8645184A JPS60230266A JP S60230266 A JPS60230266 A JP S60230266A JP 59086451 A JP59086451 A JP 59086451A JP 8645184 A JP8645184 A JP 8645184A JP S60230266 A JPS60230266 A JP S60230266A
Authority
JP
Japan
Prior art keywords
input
output
multiplexer
arithmetic
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59086451A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0253819B2 (enrdf_load_stackoverflow
Inventor
Katsuhiko Ueda
勝彦 上田
Natsume Kurosaki
黒崎　なつめ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP59086451A priority Critical patent/JPS60230266A/ja
Publication of JPS60230266A publication Critical patent/JPS60230266A/ja
Publication of JPH0253819B2 publication Critical patent/JPH0253819B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49905—Exception handling
    • G06F7/4991—Overflow or underflow

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
JP59086451A 1984-04-27 1984-04-27 演算装置 Granted JPS60230266A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59086451A JPS60230266A (ja) 1984-04-27 1984-04-27 演算装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59086451A JPS60230266A (ja) 1984-04-27 1984-04-27 演算装置

Publications (2)

Publication Number Publication Date
JPS60230266A true JPS60230266A (ja) 1985-11-15
JPH0253819B2 JPH0253819B2 (enrdf_load_stackoverflow) 1990-11-19

Family

ID=13887293

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59086451A Granted JPS60230266A (ja) 1984-04-27 1984-04-27 演算装置

Country Status (1)

Country Link
JP (1) JPS60230266A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62145468A (ja) * 1985-12-20 1987-06-29 Oki Electric Ind Co Ltd 信号処理用プロセツサ
US5528525A (en) * 1992-10-16 1996-06-18 Matsushita Electric Industrial Co., Ltd. Processor for determining shift counts based on input data

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62145468A (ja) * 1985-12-20 1987-06-29 Oki Electric Ind Co Ltd 信号処理用プロセツサ
US5528525A (en) * 1992-10-16 1996-06-18 Matsushita Electric Industrial Co., Ltd. Processor for determining shift counts based on input data

Also Published As

Publication number Publication date
JPH0253819B2 (enrdf_load_stackoverflow) 1990-11-19

Similar Documents

Publication Publication Date Title
JPH05233228A (ja) 浮動小数点演算装置およびその演算方法
EP0136834A2 (en) A digital circuit performing an arithmetic operation with an overflow
EP0113391B1 (en) Digital multiplier and method for adding partial products in a digital multiplier
US4878192A (en) Arithmetic processor and divider using redundant signed digit arithmetic
US3878985A (en) Serial-parallel multiplier using booth{3 s algorithm with combined carry-borrow feature
US6519621B1 (en) Arithmetic circuit for accumulative operation
US4677583A (en) Apparatus for decimal multiplication
US4873660A (en) Arithmetic processor using redundant signed digit arithmetic
JPH05158659A (ja) 乗算器
US6484193B1 (en) Fully pipelined parallel multiplier with a fast clock cycle
JPS60230266A (ja) 演算装置
US4719590A (en) Apparatus and method for performing addition and subtraction
JPH0519170B2 (enrdf_load_stackoverflow)
JPH10111791A (ja) 除算装置
US3462589A (en) Parallel digital arithmetic unit utilizing a signed-digit format
JP2682142B2 (ja) 乗算装置
JP2777265B2 (ja) 高基数開平演算装置
US5416733A (en) Apparatus for finding quotient in a digital system
JPH0427587B2 (enrdf_load_stackoverflow)
Nithyashree et al. Design of an efficient vedic binary squaring circuit
JPH09185493A (ja) 加算器用集積回路
EP0626638A1 (en) A one's complement adder and method of operation
JPH022187B2 (enrdf_load_stackoverflow)
JPS6115232A (ja) 乗算装置
JPH0652500B2 (ja) 演算処理装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term