JPS6018089A - Video signal recorder - Google Patents

Video signal recorder

Info

Publication number
JPS6018089A
JPS6018089A JP58124721A JP12472183A JPS6018089A JP S6018089 A JPS6018089 A JP S6018089A JP 58124721 A JP58124721 A JP 58124721A JP 12472183 A JP12472183 A JP 12472183A JP S6018089 A JPS6018089 A JP S6018089A
Authority
JP
Japan
Prior art keywords
signals
signal
circuit
time
luminance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP58124721A
Other languages
Japanese (ja)
Inventor
Akira Shibata
晃 柴田
Noboru Kojima
昇 小島
Hikari Masui
増井 光
Akimichi Terada
寺田 明「みち」
Kenji Fuse
健二 布施
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58124721A priority Critical patent/JPS6018089A/en
Publication of JPS6018089A publication Critical patent/JPS6018089A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00Details of colour television systems
    • H04N9/79Processing of colour television signals in connection with recording
    • H04N9/80Transformation of the television signal for recording, e.g. modulation, frequency changing; Inverse transformation for playback
    • H04N9/81Transformation of the television signal for recording, e.g. modulation, frequency changing; Inverse transformation for playback the individual colour picture signal components being recorded sequentially only

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)

Abstract

PURPOSE:To eliminate a timing shift between the luminance and color signals by setting an equal compression ratio of time axis between a horizontal synchronizing signal and the luminance signal and using clock signals of different frequencies to perform the time compression of both the luminance and color signals. CONSTITUTION:A video signal generating part 10 produces two color difference signals U and V as well as a luminance signal Y for a device which gives the time division multiplexing to both the luminance and chroma signals in a video signal through a multiplexing circuit 1 and then supplies these multiplex signals to recording parts 2-9. These signals U, V and Y are compressed by time compression circuits 20-23 and selected by a switch 30 after undergoing selection by changeover switches 24 and 25 and then addition/subtraction with prescribed signals through a subtractor circuit 28 and an adder circuit 29. In other words, the signals of the circuit 29 are delivered in periods t1-t3 and t8; the signals of the switch 25 are delivered in periods t5 and t6; and the signals of the circuit 28 are delivered in a period t7 respectively. A time compressing clock signal generating circuits 11-15 supply the 1,152-fold reading clock and 384- fold writing clock as much as the horizontal synchronizing frequency fH to compression circuits 20-23 respectively.

Description

【発明の詳細な説明】 〔発明の利用分野〕 本発明は映像信号を磁気媒体に記録する装置え係り、特
に映像信号中の輝度信号とクロマ信号を時分割多重して
記録するに好適な装置に関する。
[Detailed Description of the Invention] [Field of Application of the Invention] The present invention relates to a device for recording video signals on a magnetic medium, and particularly to a device suitable for time-division multiplexing and recording of luminance signals and chroma signals in a video signal. Regarding.

〔発明の背景〕[Background of the invention]

従来の輝度信号とりaマ信号を時分割多重して記録再生
する技術においては、水平ブランキング期りを極端に短
かくづ−る必要があり、このため水平同期信号のs7n
劣化を招き、水平同期信号を基準として時間圧縮された
’IN ”rを元に戻すことが困難となっていた。
In the conventional technology of time-division multiplexing the luminance signal and the a-ma signal for recording and reproducing, it is necessary to make the horizontal blanking period extremely short.
This causes deterioration and makes it difficult to restore the time-compressed 'IN''r using the horizontal synchronization signal as a reference.

〔発明、の目的〕[Purpose of the invention]

本発明の目的は伝送系で受ける波形歪やノイズの影響を
受けにりく、再生画像の横ゆれや、輝度信号とクロマイ
=号のタイミングずれを生じにくい輝度信号とクロマ(
M号を時分割多重で記録する装置を提供するにある。
The purpose of the present invention is to reduce the influence of waveform distortion and noise received in the transmission system, and to prevent horizontal fluctuation of the reproduced image and timing deviation between the luminance signal and the chroma signal.
An object of the present invention is to provide a device for recording M numbers by time division multiplexing.

〔発明の概要〕[Summary of the invention]

本発明におい又は、輝度信号と水平同期(ij号の原信
号に対する時1141圧縮比率を夫々等しく設定し、り
aマ信号の時間圧縮比率を輝度信号の圧縮比率の2倍以
上に設定するとともに、クロマ信号、輝度信号の時間軸
を変換J−るためのクロック信号を夫々位相向期した信
号とするものである。
Alternatively, in the present invention, the time compression ratio of the luminance signal and the horizontal synchronization (ij number) with respect to the original signal are set to be equal, and the time compression ratio of the real time signal is set to be more than twice the compression ratio of the luminance signal, The clock signals for converting the time axes of the chroma signal and the luminance signal are made into signals whose phases are synchronized with each other.

〔発明の実施例〕[Embodiments of the invention]

以下、本発明の一実施例を第1〜第4図を用い又説明す
る。第1図は本発明による時分割多重信号波形の一実施
例を示す図、第2図は第1図Aの信号波形を発生する回
路を含む本発明の磁気記録装置の一実施例を示すブロッ
ク図である。実施例は全て2ヘツドヘリカルスキヤン形
ビデオテープレコーダに本発明を用いた場合につbて述
べる。
Hereinafter, one embodiment of the present invention will be explained using FIGS. 1 to 4. FIG. 1 is a diagram showing an embodiment of a time division multiplexed signal waveform according to the present invention, and FIG. 2 is a block diagram showing an embodiment of the magnetic recording device of the present invention including a circuit that generates the signal waveform of FIG. 1A. It is a diagram. All of the embodiments will be described using the present invention in a two-head helical scan video tape recorder.

第2図において、1は時分割多重信号発生回回、2は同
期尖端のフラング回路、3は入力信号の振幅が小さいほ
どエンファシス量が太きくなるダイナミックエンファシ
ス1包路、4はクリニップ回路、5は周波数変調回路、
6は凪、込みアンプ、7はロータリトランス、8はビデ
オヘッド、9はビデオチーブである。
In Fig. 2, 1 is a time division multiplex signal generation circuit, 2 is a synchronous peak Flang circuit, 3 is a dynamic emphasis 1 envelope in which the emphasis amount becomes thicker as the amplitude of the input signal is smaller, 4 is a Klinip circuit, and 5 is a Klinip circuit. frequency modulation circuit,
6 is Nagi, a built-in amplifier, 7 is a rotary transformer, 8 is a video head, and 9 is a video chip.

10はビデオ信号発生回路であり、第1図のY。10 is a video signal generation circuit, which is designated by Y in FIG.

U、Vのコンポーネント信号を出力する。U。Outputs U and V component signals. U.

Vは2つの色差信号B−Y、R−Y@号を示す11〜1
5は時間圧縮用クロック信号発生回路であり、同期分離
回路111位相比較器12−VCO11〜 13、τ分周器” 584分周器15から成るPLLで
構成される。
V indicates two color difference signals B-Y, R-Y@11 to 1
Reference numeral 5 designates a time compression clock signal generation circuit, which is composed of a PLL consisting of a synchronous separation circuit 111, a phase comparator 12, a VCO 11-13, a τ frequency divider, and a frequency divider 15.

16 、17 、18はアナログ信号をデジタル信号に
変換する。ルΦコンバータ、19はテンタル信号を約1
H(1水平走査期間でありNTSC方式で63.556
ps 、 CC1,R方式で64μ、?)遅遅させる遅
延回路、20 、21 、22 、23は、麿に時間軸
を圧aする時間圧縮回路である。時間圧縮回路20゜2
1.22.26用の書込みクロックは分周器14の出力
であル384fji’ (fHハフに平MJ’EJiJ
Me数テN T SC方式では15.754 ulz 
、 CCI R方式では15,625KHz )が用い
られ、読み出し用クロックにはVCO13の出力である
1152jHが用いられる。
16, 17, and 18 convert analog signals into digital signals. Le Φ converter, 19 converts the tental signal by approximately 1
H (one horizontal scanning period, 63.556 in NTSC system)
ps, 64μ with CC1,R method? ) The delay circuits 20, 21, 22, and 23 are time compression circuits that compress the time axis rapidly. Time compression circuit 20゜2
The write clock for 1.22.26 is the output of frequency divider 14.
Me number TE N T SC method is 15.754 ulz
, 15,625 KHz) is used in the CCI R system, and 1152jH, which is the output of the VCO 13, is used as the read clock.

24は信号切替スイッチであり、第1図Aにおけるtl
 s t2 * tR+ ’8の期間には遅延回路19
からの信号を出力し、t7の期間には時間圧n自回路2
oがらの信号を出力する。
24 is a signal changeover switch, and tl in FIG.
During the period of s t2 * tR+ '8, the delay circuit 19
During the period t7, the time pressure n own circuit 2 is output.
Outputs an o signal.

25は4g号切替スイッチであり、第1図Aにおけるt
、の期間には時間圧縮回路21からの信号を出力し、t
6の期間には時間圧縮回路23からの信号を出力し、t
7の期間には時間圧縮回路22からの信号を出力する。
25 is a No. 4g changeover switch, and t in Fig. 1A
, the signal from the time compression circuit 21 is output during the period t
During the period t, the signal from the time compression circuit 23 is output, and
During period 7, the signal from the time compression circuit 22 is output.

26 、27はデジタル信号をアナログ信号に戻スDy
クコンバータである。28は減算回路であの第1図Aに
おける( Yn−1Yn )/2を出力する129は加
算回路であり、第1図Aにおける( Yn−1十Y7L
)/2を出力する。
26 and 27 are Dy for converting digital signals to analog signals.
It is a converter. 28 is a subtraction circuit that outputs (Yn-1Yn)/2 in Figure 1A. 129 is an addition circuit that outputs (Yn-1 + Y7L in Figure 1A)
)/2 is output.

30は信号切替スイッチであり、第1LWl、(におけ
る’1 m ’2 + tRe t80期間には加算回
路29からの・は号を出力し、4 * t6の期間には
D/Aコンバータ26からの信号を出力し、t7の期間
には減算回路28からの信号を出力する。
30 is a signal changeover switch, which outputs the signal from the adder circuit 29 during the '1 m '2 + tRe t80 period in the first LWl, and outputs the signal from the D/A converter 26 during the period 4 * t6. A signal is output from the subtraction circuit 28 during the period t7.

第1図Aにおけるt4の助出1は色差信号の零レベルで
ある。t1中ts +t4となっているため、バックポ
ーチの長さを見ることで和信号のラインか差信号のライ
ンかが判別できる。
1 at t4 in FIG. 1A is the zero level of the color difference signal. Since ts + t4 during t1, it is possible to determine whether the line is a sum signal line or a difference signal line by looking at the length of the back porch.

To−41,2fHとすれば t、= t8= 207To、 t、= 945T0.
 tR−= 1877′o、 t。
If To-41, 2fH, t, = t8 = 207To, t, = 945T0.
tR−=1877′o, t.

= 20T(、、t、−t6 = t、= 5i 5T
oとなり、再生時、書込みりaツクを1152ji、読
み出しクロックを384j’yとすることで11号の復
元ができる。Y。
= 20T(,, t, -t6 = t, = 5i 5T
No. 11 can be restored by setting the write clock to 1152ji and the read clock to 384j'y during playback. Y.

U ’s Vの各信号のスタート位置は水平同期信号の
前縁あるいは後縁を基準に決められる。前縁はフロント
ポーチ直前の映像内容に影響されや丁く、後縁を基準と
するのが望ましい。
The starting position of each signal of U's V is determined based on the leading edge or trailing edge of the horizontal synchronizing signal. The leading edge is influenced by the image content immediately before the front porch, so it is desirable to use the trailing edge as a reference.

第3図は第1図B 、 C(IJ)信号を発生する回路
を含む本発明の磁気記録装置の一実施例を示すブロック
図である。
FIG. 3 is a block diagram showing an embodiment of the magnetic recording apparatus of the present invention including a circuit for generating the signals B and C (IJ) shown in FIG.

第3図において、31〜36は時間圧縮用クロツタ信号
発生回路であり、位相比較器31、V6O13、−!−
分周器33.1分周器34.」−分周器65゜3 4 
256 1分周器36から成るpLLで構成される。
In FIG. 3, 31 to 36 are time compression clock signal generation circuits, including a phase comparator 31, V6O13, -! −
Frequency divider 33.1 Frequency divider 34. ” - Frequency divider 65° 3 4
It is composed of a pLL consisting of a 256.1 frequency divider 36.

37 、38は7時間圧縮回路であり、分周器64の出
力信号である2 56fHを畳込みクロックとし。
37 and 38 are 7-time compression circuits, which use 256fH, which is the output signal of the frequency divider 64, as a convolution clock.

分周器36の出力1言号である1556fKを読み出し
り0ツクとし℃いる。59は7時間圧縮回路であり、分
周器56の出力信号である1024fIIを1.込みク
ロックとし+ 1556fxy読み出しクロックとして
いる。
1556fK, which is one word output from the frequency divider 36, is read out and set to 0. 59 is a 7-time compression circuit, which converts the output signal of the frequency divider 56, 1024fII, to 1. The input clock is +1556fxy read clock.

40は4g号切替スイッチであり、第1図Bにおけるt
oの期間には時間圧縮回路5Bからの1i号を出力し、
’100期間には時間圧縮回路67からの信号を出力し
、tllの期間には時間圧縮回路39からの信号を出力
する。41はD/Aコンバータ、42は信号切替えスイ
ッチであり、第1図BにおけるtI * tl * t
3 + t8の期間にはビデオ信号発生回路10からの
イぎ号を出力し、t9 + ’10 * tll の期
間には1)iAコンバータ41がらの信号を出力する。
40 is a No. 4g changeover switch, and t in Fig. 1B
During the period o, No. 1i is output from the time compression circuit 5B,
The signal from the time compression circuit 67 is output during the '100 period, and the signal from the time compression circuit 39 is output during the tll period. 41 is a D/A converter, 42 is a signal changeover switch, and tI * tl * t in FIG. 1B.
During the period 3 + t8, the signal from the video signal generation circuit 10 is output, and during the period t9 + '10*tll, the signal from the iA converter 41 is output.

次に第3図の1が第1図Cを出力する場合について説明
する。スイッチ40は第1図C“におけるtl2 s 
tl6 * ’17 + t21 * ’22の期間に
は時間圧縮回路39からの信号を出力し、tl4 + 
tIQ の期間には時間圧縮回路38からの信号を出方
し、tl511?00期間には時間圧縮回路67からの
1g号を出方する。
Next, the case where 1 in FIG. 3 outputs C in FIG. 1 will be explained. The switch 40 is tl2 s in FIG.
During the period tl6 * '17 + t21 * '22, the signal from the time compression circuit 39 is output, and the signal from the time compression circuit 39 is output during the period tl4 +
During the period tIQ, the signal from the time compression circuit 38 is output, and during the period tl511?00, the signal 1g from the time compression circuit 67 is output.

” =1536f JF とすれば 第1図Bにおい”’Ct、= t、= 276T、、 
t2= 1260T。
” = 1536f JF, then in Figure 1B “'Ct, = t, = 276T, .
t2=1260T.

t3= 256T、、t4= 20T1. t、−l、
。= 2101□、tl、==840T、となる。
t3=256T, t4=20T1. t, -l,
. = 2101□, tl, ==840T.

第1図Cにおいて−tIt = tIT = t22 
= 184’11t13 ” tl8 =tt3 ””
 92TI j tl4−tl5 = ’10 ””2
0 =210T、 、 t、、 = t、、 =、84
0T、トなる。
In Figure 1C -tIt = tIT = t22
= 184'11t13 "tl8 =tt3 ""
92TI j tl4-tl5 = '10 ""2
0 = 210T, , t, , = t, , =, 84
0T, it's true.

第4図は第1図りの信号を発生する回路を含む本発明の
磁気記録装置の一実施例を示すグロック図である。第4
図において、31 、32.35゜36.43.44は
時間圧縮用クロック信号発生回1 路であり、44は一分周器、44は回分周器である。
FIG. 4 is a block diagram showing an embodiment of the magnetic recording apparatus of the present invention including a circuit for generating the signals shown in the first diagram. Fourth
In the figure, 31, 32.35, 36, 43, and 44 are time compression clock signal generation circuits, 44 is a one frequency divider, and 44 is a times frequency divider.

45は官号切替スイッチであり、ライン毎にUとVを交
互に出力する。46はA/Dコ・ンバータ、47は7時
間圧扁回路であり、去込みりaツクを512fHとし、
読み出しクロックを1556ftrとしている。48は
信号切替スイッチであり、第1しIDにおけるt1□I
 ’161 t25 S t2□+ t2□の期fl」
には時間圧扁回路39かうの信号を出力し、t241 
t27の期間には時間圧縮回路47からの信号を出力す
る。
Reference numeral 45 denotes an official code changeover switch, which alternately outputs U and V for each line. 46 is an A/D converter, 47 is a 7-hour compression circuit, and the input a is set to 512 fH.
The read clock is set to 1556ftr. 48 is a signal changeover switch, and t1□I in the first ID
'161 t25 S t2□+ t2□ period fl'
At t241, a signal from the time compression circuit 39 is output.
During the period t27, the signal from the time compression circuit 47 is output.

第1図りにおいて、t1□=t22−18410,1I
3−t23=92石+ t24 ”” tl!? ”’
 420Tl t tl6 ””2J二840T、。
In the first diagram, t1□=t22-18410,1I
3-t23 = 92 stones + t24 "" tl! ? ”'
420Tl tl6 ””2J2840T,.

i2.−246T1. t26= soT□ となる。i2. -246T1. t26=soT□.

〔発明の効果〕〔Effect of the invention〕

本発明によれば従来の時分割多垂方式の欠点であった画
像の横ゆれや、N度信号とクロマ(g号のタイミングず
れを完全に除去できる。
According to the present invention, it is possible to completely eliminate the horizontal fluctuation of the image and the timing deviation between the N-degree signal and the chroma (g-degree), which are the drawbacks of the conventional time-division multiplexing method.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明に用いる時分割多重信号の一例を示″′
f信号波形図、第2図、第3図、第4図は本発明の磁気
記録装置の一実施例を示すブロック図である。 1・・・時分割釜M信号の劣生回路 12 、31・・・位相比較器 13 、32・・・VCO 20、21、22、23、57、3B 、 39 、4
7・・・時間圧縮回路
Figure 1 shows an example of a time division multiplexed signal used in the present invention.
The f signal waveform diagrams, FIGS. 2, 3, and 4 are block diagrams showing one embodiment of the magnetic recording apparatus of the present invention. 1... Time division pot M signal recessive circuit 12, 31... Phase comparator 13, 32... VCO 20, 21, 22, 23, 57, 3B, 39, 4
7...Time compression circuit

Claims (1)

【特許請求の範囲】[Claims] 輝度信号と色信号を時分割多重した信号を記録媒体に記
録する装置において、水平同期4W号と輝度信号の時間
軸圧縮比率を同一とするとともに、互に位相同期した複
数の周波数の異るりaツク信号を用いて輝度信号と色信
号の時間圧縮を夫々行なうことを特徴とする映像信号の
記録装置。
In a device that records a signal obtained by time-division multiplexing of a luminance signal and a color signal on a recording medium, the time axis compression ratio of the horizontal synchronization 4W signal and the luminance signal is the same, and the difference between multiple frequencies that are phase-synchronized with each other is a 1. A video signal recording device characterized in that a luminance signal and a chrominance signal are time-compressed by using a chrominance signal.
JP58124721A 1983-07-11 1983-07-11 Video signal recorder Pending JPS6018089A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58124721A JPS6018089A (en) 1983-07-11 1983-07-11 Video signal recorder

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58124721A JPS6018089A (en) 1983-07-11 1983-07-11 Video signal recorder

Publications (1)

Publication Number Publication Date
JPS6018089A true JPS6018089A (en) 1985-01-30

Family

ID=14892454

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58124721A Pending JPS6018089A (en) 1983-07-11 1983-07-11 Video signal recorder

Country Status (1)

Country Link
JP (1) JPS6018089A (en)

Similar Documents

Publication Publication Date Title
CA1219670A (en) Apparatus for reproducing a color video signal
JPS6359195A (en) Magnetic recording and reproducing device
JPS6094591A (en) Recording and reproduction device of video signal
JPS61158288A (en) Video signal reproducer
JPH0712229B2 (en) Time axis correction device
JPS59186492A (en) Recording and reproducing device of color video signal
JPS6018089A (en) Video signal recorder
JPS59172898A (en) Clock pulse generating circuit in color video signal reproducing device
JPH0578995B2 (en)
WO1986004760A1 (en) Video signal processor
FI76662B (en) FOERFARANDE FOER OEVERFOERING, SAERSKILT FOER REGISTRERING OCH AOTERGIVNING AV FAERGTELEVISIONSSIGNALER.
JPS60127894A (en) Recording method of color video signal
KR920010997B1 (en) Recording and reproducing circuit of color frame pulse
JPS60170393A (en) Recorder/reproducer of video signal
JPH03258186A (en) Recording and reproducing device for video signal
KR930009530B1 (en) Multichannel recording method and device thereof
JPS619093A (en) Time plex video signal recording system
JPH0144075B2 (en)
JPS63312793A (en) Time base correction device
JPS59112789A (en) Color video signal processing circuit
JPH0142550B2 (en)
JPS60196091A (en) Video signal transmission system
JPS59149485A (en) Recording and reproducing device for video signal
JPS60103795A (en) Recording and reproducing device
JPS60128786A (en) Record reproducer of color video signal