JPS60136098A - 半導体記憶装置の制御方法 - Google Patents

半導体記憶装置の制御方法

Info

Publication number
JPS60136098A
JPS60136098A JP58241845A JP24184583A JPS60136098A JP S60136098 A JPS60136098 A JP S60136098A JP 58241845 A JP58241845 A JP 58241845A JP 24184583 A JP24184583 A JP 24184583A JP S60136098 A JPS60136098 A JP S60136098A
Authority
JP
Japan
Prior art keywords
buffer
latch
memory device
semiconductor memory
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58241845A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6322397B2 (enrdf_load_stackoverflow
Inventor
Junichi Miyamoto
順一 宮本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP58241845A priority Critical patent/JPS60136098A/ja
Publication of JPS60136098A publication Critical patent/JPS60136098A/ja
Publication of JPS6322397B2 publication Critical patent/JPS6322397B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards

Landscapes

  • Read Only Memory (AREA)
JP58241845A 1983-12-23 1983-12-23 半導体記憶装置の制御方法 Granted JPS60136098A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58241845A JPS60136098A (ja) 1983-12-23 1983-12-23 半導体記憶装置の制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58241845A JPS60136098A (ja) 1983-12-23 1983-12-23 半導体記憶装置の制御方法

Publications (2)

Publication Number Publication Date
JPS60136098A true JPS60136098A (ja) 1985-07-19
JPS6322397B2 JPS6322397B2 (enrdf_load_stackoverflow) 1988-05-11

Family

ID=17080355

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58241845A Granted JPS60136098A (ja) 1983-12-23 1983-12-23 半導体記憶装置の制御方法

Country Status (1)

Country Link
JP (1) JPS60136098A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6322397B2 (enrdf_load_stackoverflow) 1988-05-11

Similar Documents

Publication Publication Date Title
US5033027A (en) Serial DRAM controller with multi generation interface
US7227777B2 (en) Mode selection in a flash memory device
US5966724A (en) Synchronous memory device with dual page and burst mode operations
US6018478A (en) Random access memory with separate row and column designation circuits for reading and writing
EP1423857B1 (en) Synchronous flash memory with virtual segment architecture
US6064627A (en) Synchronous semiconductor memory device
US20040010637A1 (en) User defined burst length
JP2001266580A (ja) 半導体メモリ装置
KR0184369B1 (ko) 반도체 기억장치
US6175901B1 (en) Method for initializing and reprogramming a control operation feature of a memory device
US6523755B2 (en) Semiconductor memory device
US5172341A (en) Serial dram controller with multi generation interface
US5305271A (en) Circuit for controlling an output of a semiconductor memory
US5265048A (en) Semiconductor storage device and method of accessing the same
KR20070019880A (ko) 메모리 컨트롤러와 메모리를 인터페이싱하는 랩퍼 회로
JPH0315278B2 (enrdf_load_stackoverflow)
JPS60136098A (ja) 半導体記憶装置の制御方法
US6426655B2 (en) Row decoder with switched power supply
US5818770A (en) Circuit and method for write recovery control
US6622201B1 (en) Chained array of sequential access memories enabling continuous read
JPH09213092A (ja) 半導体集積回路装置
JPS623504B2 (enrdf_load_stackoverflow)
US6115801A (en) Device and method for increasing the internal address of a memory device using multifunctional terminals
KR100536492B1 (ko) 래치가 공유되는 페이지-버퍼를 구비한 플래쉬 메모리
JPH04229482A (ja) Ｄｒａｍメモリ・システム