JPS60123947A - 仮想記憶装置 - Google Patents

仮想記憶装置

Info

Publication number
JPS60123947A
JPS60123947A JP59233427A JP23342784A JPS60123947A JP S60123947 A JPS60123947 A JP S60123947A JP 59233427 A JP59233427 A JP 59233427A JP 23342784 A JP23342784 A JP 23342784A JP S60123947 A JPS60123947 A JP S60123947A
Authority
JP
Japan
Prior art keywords
address
page
virtual
bit
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59233427A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0332092B2 (enrdf_load_stackoverflow
Inventor
フイリツプ・ドイス・ヘスター
リチヤード・オズモンド・シンプソン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS60123947A publication Critical patent/JPS60123947A/ja
Publication of JPH0332092B2 publication Critical patent/JPH0332092B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP59233427A 1983-12-07 1984-11-07 仮想記憶装置 Granted JPS60123947A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US55824483A 1983-12-07 1983-12-07
US558244 1995-11-17

Publications (2)

Publication Number Publication Date
JPS60123947A true JPS60123947A (ja) 1985-07-02
JPH0332092B2 JPH0332092B2 (enrdf_load_stackoverflow) 1991-05-09

Family

ID=24228755

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59233427A Granted JPS60123947A (ja) 1983-12-07 1984-11-07 仮想記憶装置

Country Status (2)

Country Link
JP (1) JPS60123947A (enrdf_load_stackoverflow)
CA (1) CA1220286A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63132355A (ja) * 1986-06-18 1988-06-04 フランス国 メモリ制御装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63132355A (ja) * 1986-06-18 1988-06-04 フランス国 メモリ制御装置

Also Published As

Publication number Publication date
JPH0332092B2 (enrdf_load_stackoverflow) 1991-05-09
CA1220286A (en) 1987-04-07

Similar Documents

Publication Publication Date Title
EP0113240B1 (en) Virtual memory address translation mechanism with controlled data persistence
US4680700A (en) Virtual memory address translation mechanism with combined hash address table and inverted page table
EP0072413B1 (en) A storage subsystem with hashed cache addressing
JP4268332B2 (ja) 仮想アドレスからページ・テーブル・インデックスを計算する方法および装置
US4905141A (en) Partitioned cache memory with partition look-aside table (PLAT) for early partition assignment identification
US5493660A (en) Software assisted hardware TLB miss handler
US5230045A (en) Multiple address space system including address translator for receiving virtual addresses from bus and providing real addresses on the bus
US5123101A (en) Multiple address space mapping technique for shared memory wherein a processor operates a fault handling routine upon a translator miss
US5455834A (en) Fault tolerant address translation method and system
US5265227A (en) Parallel protection checking in an address translation look-aside buffer
EP0650124B1 (en) Virtual memory computer system address translation mechanism that supports multiple page sizes
US5418927A (en) I/O cache controller containing a buffer memory partitioned into lines accessible by corresponding I/O devices and a directory to track the lines
US7809921B2 (en) Method and apparatus for translating a virtual address to a real address using blocks of contiguous page table entries
US6401181B1 (en) Dynamic allocation of physical memory space
CA2057494A1 (en) Translation lookaside buffer
US5555395A (en) System for memory table cache reloads in a reduced number of cycles using a memory controller to set status bits in the main memory table
JPH04232551A (ja) 多重仮想アドレス変換方法及び装置
JPH04320553A (ja) アドレス変換機構
US5682495A (en) Fully associative address translation buffer having separate segment and page invalidation
US20010044880A1 (en) Method and apparatus for addressing main memory contents including a directory-structure in a computer system
US5287482A (en) Input/output cache
US5916314A (en) Method and apparatus for cache tag mirroring
EP0370175A2 (en) Method and system for storing data in and retrieving data
EP0409808A2 (en) Method for ensuring map integrity in a system-managed store of a computer
US5996062A (en) Method and apparatus for controlling an instruction pipeline in a data processing system