CA1220286A - Virtual memory address translation mechanism with combined hash address table and inverted page table - Google Patents

Virtual memory address translation mechanism with combined hash address table and inverted page table

Info

Publication number
CA1220286A
CA1220286A CA000465439A CA465439A CA1220286A CA 1220286 A CA1220286 A CA 1220286A CA 000465439 A CA000465439 A CA 000465439A CA 465439 A CA465439 A CA 465439A CA 1220286 A CA1220286 A CA 1220286A
Authority
CA
Canada
Prior art keywords
address
virtual
page
memory
addresses
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000465439A
Other languages
English (en)
French (fr)
Inventor
Phillip D. Hester
Richard O. Simpson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of CA1220286A publication Critical patent/CA1220286A/en
Expired legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
CA000465439A 1983-12-07 1984-10-15 Virtual memory address translation mechanism with combined hash address table and inverted page table Expired CA1220286A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US55824483A 1983-12-07 1983-12-07
US558,244 1983-12-07

Publications (1)

Publication Number Publication Date
CA1220286A true CA1220286A (en) 1987-04-07

Family

ID=24228755

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000465439A Expired CA1220286A (en) 1983-12-07 1984-10-15 Virtual memory address translation mechanism with combined hash address table and inverted page table

Country Status (2)

Country Link
JP (1) JPS60123947A (enrdf_load_stackoverflow)
CA (1) CA1220286A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2600441B1 (fr) * 1986-06-18 1990-09-21 France Etat Unite de gestion de memoire

Also Published As

Publication number Publication date
JPH0332092B2 (enrdf_load_stackoverflow) 1991-05-09
JPS60123947A (ja) 1985-07-02

Similar Documents

Publication Publication Date Title
US4680700A (en) Virtual memory address translation mechanism with combined hash address table and inverted page table
US4638426A (en) Virtual memory address translation mechanism with controlled data persistence
US5440710A (en) Emulation of segment bounds checking using paging with sub-page validity
Houdek et al. IBM System/38 support for capability-based addressing
US5265227A (en) Parallel protection checking in an address translation look-aside buffer
US3781808A (en) Virtual memory system
US5418927A (en) I/O cache controller containing a buffer memory partitioned into lines accessible by corresponding I/O devices and a directory to track the lines
KR960001946B1 (ko) 우선 변환 참조버퍼
US6477612B1 (en) Providing access to physical memory allocated to a process by selectively mapping pages of the physical memory with virtual memory allocated to the process
US5455834A (en) Fault tolerant address translation method and system
EP1096385B1 (en) A method and apparatus for forming an entry address
US5787494A (en) Software assisted hardware TLB miss handler
US4985829A (en) Cache hierarchy design for use in a memory management unit
CA1228674A (en) Redundant page identification for a catalogued memory
US6304944B1 (en) Mechanism for storing system level attributes in a translation lookaside buffer
US4241401A (en) Virtual address translator utilizing interrupt level code
US5287482A (en) Input/output cache
US5479629A (en) Method and apparatus for translation request buffer and requestor table for minimizing the number of accesses to the same address
EP0173909B1 (en) Look-aside buffer least recently used marker controller
EP0212129B1 (en) Method of updating information in a translation lookaside buffer
CA1220286A (en) Virtual memory address translation mechanism with combined hash address table and inverted page table
EP0425771A2 (en) An efficient mechanism for providing fine grain storage protection intervals
JPH035851A (ja) バッファ記憶装置
EP0150522A2 (en) Data processing system with hierarchical memory protection
JPH0679294B2 (ja) アドレス変換方法

Legal Events

Date Code Title Description
MKEX Expiry