JPH0332092B2 - - Google Patents

Info

Publication number
JPH0332092B2
JPH0332092B2 JP59233427A JP23342784A JPH0332092B2 JP H0332092 B2 JPH0332092 B2 JP H0332092B2 JP 59233427 A JP59233427 A JP 59233427A JP 23342784 A JP23342784 A JP 23342784A JP H0332092 B2 JPH0332092 B2 JP H0332092B2
Authority
JP
Japan
Prior art keywords
address
bit
page
virtual
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59233427A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60123947A (ja
Inventor
Doisu Hesutaa Fuiritsupu
Ozumondo Shinpuson Richaado
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS60123947A publication Critical patent/JPS60123947A/ja
Publication of JPH0332092B2 publication Critical patent/JPH0332092B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP59233427A 1983-12-07 1984-11-07 仮想記憶装置 Granted JPS60123947A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US55824483A 1983-12-07 1983-12-07
US558244 1995-11-17

Publications (2)

Publication Number Publication Date
JPS60123947A JPS60123947A (ja) 1985-07-02
JPH0332092B2 true JPH0332092B2 (enrdf_load_stackoverflow) 1991-05-09

Family

ID=24228755

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59233427A Granted JPS60123947A (ja) 1983-12-07 1984-11-07 仮想記憶装置

Country Status (2)

Country Link
JP (1) JPS60123947A (enrdf_load_stackoverflow)
CA (1) CA1220286A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2600441B1 (fr) * 1986-06-18 1990-09-21 France Etat Unite de gestion de memoire

Also Published As

Publication number Publication date
JPS60123947A (ja) 1985-07-02
CA1220286A (en) 1987-04-07

Similar Documents

Publication Publication Date Title
EP0113240B1 (en) Virtual memory address translation mechanism with controlled data persistence
US4680700A (en) Virtual memory address translation mechanism with combined hash address table and inverted page table
EP0950223B1 (en) Cache replacement policy with locking
US5493660A (en) Software assisted hardware TLB miss handler
JP2833062B2 (ja) キャッシュメモリ制御方法とこのキャッシュメモリ制御方法を用いたプロセッサおよび情報処理装置
US4905141A (en) Partitioned cache memory with partition look-aside table (PLAT) for early partition assignment identification
EP1934753B1 (en) Tlb lock indicator
US7673345B2 (en) Providing extended memory protection
JP2567594B2 (ja) 複数のアドレス空間を選択的にサポ−トできるペ−ジ式記憶装置管理ユニット
US5440710A (en) Emulation of segment bounds checking using paging with sub-page validity
US9021225B2 (en) Dynamic address translation with fetch protection in an emulated environment
US5265227A (en) Parallel protection checking in an address translation look-aside buffer
US5418927A (en) I/O cache controller containing a buffer memory partitioned into lines accessible by corresponding I/O devices and a directory to track the lines
US6430668B2 (en) Speculative address translation for processor using segmentation and optical paging
US7831799B1 (en) Speculative address translation for processor using segmentation and optional paging
US6233668B1 (en) Concurrent page tables
US5555395A (en) System for memory table cache reloads in a reduced number of cycles using a memory controller to set status bits in the main memory table
US20120011341A1 (en) Load Page Table Entry Address Instruction Execution Based on an Address Translation Format Control Field
JP2930071B2 (ja) 情報処理装置およびプロセッサ
US5287482A (en) Input/output cache
JPH0332092B2 (enrdf_load_stackoverflow)
EP0377971B1 (en) I/O bus caching
JPH0679294B2 (ja) アドレス変換方法
Interface Memory Design