JPS60118948A - ストレ−ジ・キ−・アクセス方式 - Google Patents

ストレ−ジ・キ−・アクセス方式

Info

Publication number
JPS60118948A
JPS60118948A JP58226046A JP22604683A JPS60118948A JP S60118948 A JPS60118948 A JP S60118948A JP 58226046 A JP58226046 A JP 58226046A JP 22604683 A JP22604683 A JP 22604683A JP S60118948 A JPS60118948 A JP S60118948A
Authority
JP
Japan
Prior art keywords
storage
address
key
access
storage key
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58226046A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0534702B2 (enExample
Inventor
Kiyoshi Sudo
清 須藤
Toshihiro Sakai
酒井　利弘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58226046A priority Critical patent/JPS60118948A/ja
Publication of JPS60118948A publication Critical patent/JPS60118948A/ja
Publication of JPH0534702B2 publication Critical patent/JPH0534702B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Storage Device Security (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58226046A 1983-11-30 1983-11-30 ストレ−ジ・キ−・アクセス方式 Granted JPS60118948A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58226046A JPS60118948A (ja) 1983-11-30 1983-11-30 ストレ−ジ・キ−・アクセス方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58226046A JPS60118948A (ja) 1983-11-30 1983-11-30 ストレ−ジ・キ−・アクセス方式

Publications (2)

Publication Number Publication Date
JPS60118948A true JPS60118948A (ja) 1985-06-26
JPH0534702B2 JPH0534702B2 (enExample) 1993-05-24

Family

ID=16838933

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58226046A Granted JPS60118948A (ja) 1983-11-30 1983-11-30 ストレ−ジ・キ−・アクセス方式

Country Status (1)

Country Link
JP (1) JPS60118948A (enExample)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5534338A (en) * 1978-08-31 1980-03-10 Fujitsu Ltd Key memory control system
JPS58150196A (ja) * 1982-02-27 1983-09-06 Fujitsu Ltd 主記憶キ−の更新制御方式

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5534338A (en) * 1978-08-31 1980-03-10 Fujitsu Ltd Key memory control system
JPS58150196A (ja) * 1982-02-27 1983-09-06 Fujitsu Ltd 主記憶キ−の更新制御方式

Also Published As

Publication number Publication date
JPH0534702B2 (enExample) 1993-05-24

Similar Documents

Publication Publication Date Title
US5925111A (en) System for alotting logical path number to logical interfaces and permitting logical interface to access selected I/O using logical path number when selected I/O is not in use
US4400774A (en) Cache addressing arrangement in a computer system
EP0704801A2 (en) Memory architecture for solid state disc
JPS6353579B2 (enExample)
JPH0412859B2 (enExample)
US4513369A (en) Information processing system
US20020083288A1 (en) Addressing system for use in storage devices
JPS60118948A (ja) ストレ−ジ・キ−・アクセス方式
JPH0115903B2 (enExample)
EP0323123A2 (en) A storage control system in a computer system
JP4250250B2 (ja) メモリ管理装置
EP0108651A2 (en) Dynamic addressing for variable track length cache memory
US6433786B1 (en) Memory architecture for video graphics environment
JPS6020255A (ja) バツフア記憶制御方式
JPH0430059B2 (enExample)
JPS6149703B2 (enExample)
JPS6174040A (ja) アドレス拡張方法
SU792290A1 (ru) Устройство дл управлени регенерацией информации в блоках динамической пам ти
JPS6040115B2 (ja) バブルメモリのバンクスイツチ方式
JPS61165156A (ja) 記憶キ−制御方式
JPH0370052A (ja) アドレス変換回路、メモリコントロール装置、情報処理装置、および、記録装置
JPS63197254A (ja) 仮想記憶制御装置
JPS6058496B2 (ja) 記憶システム
JPH06309110A (ja) 複合型記憶装置
JPH1196070A (ja) メモリ制御回路及びその制御方法並びにその制御プログラムを記録した記録媒体