JPS60112316A - Switch circuit - Google Patents

Switch circuit

Info

Publication number
JPS60112316A
JPS60112316A JP21995983A JP21995983A JPS60112316A JP S60112316 A JPS60112316 A JP S60112316A JP 21995983 A JP21995983 A JP 21995983A JP 21995983 A JP21995983 A JP 21995983A JP S60112316 A JPS60112316 A JP S60112316A
Authority
JP
Japan
Prior art keywords
circuit
current
switch
switch circuit
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP21995983A
Other languages
Japanese (ja)
Inventor
Shigeru Kagawa
香川　茂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP21995983A priority Critical patent/JPS60112316A/en
Publication of JPS60112316A publication Critical patent/JPS60112316A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
    • H03K17/62—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors

Abstract

PURPOSE:To obtain a switch circuit which is capable of decreasing the number of IC pins by making use of combinations of a current mirror circuit and plural constant current sources to transmit signals of four modes with a single terminal. CONSTITUTION:Constant current sources 15 and 16 connected in parallel to each other and switch circuits 20 and 21 which turn the sources 15 and 16 on or off are connected to an input terminal 24 of a current mirror circuit 12. While current sources 13 and 14 and switch circuits 17-19 are connected to output terminals 22 and 23 of the circuit 12. The current values of sources 13, 15 and 16 are defined as I1, I2 and I3 respectively, and the value of the source 14 is set at I4 or I5 when the circuit 18 is turned off or on respectively. Thus the 1st relation I5>I3>I1>I2>I4 is satisfied together with the 2nd relation (I2+I3)>I5. In such a constitution, the coincidence is obtained for the ON/OFF actions between the circuit 20 and a switch circuit 19 in an IC as well as between the circuit 21 and the circuit 17 in the IC respectively.

Description

【発明の詳細な説明】 本発明は特に集積回路で多く用いられているスイッチ回
路に関する。DETAILED DESCRIPTION OF THE INVENTION The present invention particularly relates to switch circuits often used in integrated circuits.

第１図は従来から用いられているスイッチ回路で、スイ
ッチ回路２，４のオン中オフの組合せによる４モードの
信号をそのままスイッチ回路１゜３に伝える場合、最低
２つの外部端子５，６が必要となり、ＩＣのピン数が多
くなるという問題点があった。Figure 1 shows a switch circuit that has been used conventionally, and when transmitting four-mode signals based on the combination of ON and OFF states of switch circuits 2 and 4 as they are to switch circuits 1 and 3, at least two external terminals 5 and 6 are connected. Therefore, there was a problem in that the number of pins on the IC increased.

本発明の目的は、４モードの信号の伝達を１つの外付端
子で行なってＩＣのピン数を削減することのできる回路
を提供することにある。An object of the present invention is to provide a circuit that can reduce the number of pins of an IC by transmitting four modes of signals using one external terminal.

本発明は、複数の定電流源を用い、これらの組合せによ
って４モードの信号の伝達を１つの端子で行なうことを
特徴とする。The present invention is characterized by using a plurality of constant current sources and transmitting four modes of signals through one terminal by combining these sources.

すなわち、第２図に本発明の原理を示すように、ＩＣ外
部の二つのスイッチ回路８，１０のオン、オフの組み合
わせによる４モードの信号を、１つの端子１１を介して
ＩＣ内部の二つのスイッチ回路７，９へ伝達するのであ
る。That is, as shown in FIG. 2, the principle of the present invention is that four-mode signals generated by the combination of on and off of the two switch circuits 8 and 10 outside the IC are sent to the two switches inside the IC through one terminal 11. The signal is transmitted to the switch circuits 7 and 9.

以下第３図を参照して本発明の詳細な説明する。The present invention will be described in detail below with reference to FIG.

カレントミラー回路１２の入力端子２４には、互いに並
列に接続された定電流源１５及び１６と該定電流源１５
及び１６のオン・オンを行なうスイ、子回路２０及び２
１が接続されている。カレントミラー回路１２の第１の
出力端子２２には、定電流源１３．スイッチ回路１７及
び定電流源１４の切換を行々うスイッチ回路１８が接続
されている。カレントミラー回路１２の第２の出力端子
２３には、前記定電流源１４．スイッチ回路１９が接続
されている。定電流源１３，１５，１６の電流値をそれ
ぞれＩ、　、　Ｉ、　、　Ｉ、とし、定電流源１４の電
流値はスイッチ回路１８がオフのとき工４．オンのとき
工、に切換えられるものとする。■□、工、。The input terminal 24 of the current mirror circuit 12 has constant current sources 15 and 16 connected in parallel with each other, and the constant current source 15
and 16 switching switches, child circuits 20 and 2
1 is connected. The first output terminal 22 of the current mirror circuit 12 is connected to a constant current source 13 . A switch circuit 18 that switches between the switch circuit 17 and the constant current source 14 is connected. The second output terminal 23 of the current mirror circuit 12 is connected to the constant current source 14. A switch circuit 19 is connected. Let the current values of the constant current sources 13, 15, and 16 be I, , I, , I, respectively, and the current value of the constant current source 14 is 4. when the switch circuit 18 is off. It shall be possible to switch to OFF when ON. ■□, Eng.

Ｉ、、Ｉ。ｔＬの電流値の間には、Ｉｓ＞　Ｉｓ＞　Ｌ
　＞Ｉ、）Ｉ。と（・う第１の関係と、（Ｉ２＋Ｉｓ）
＞Ｌ　という第２の関係とが成立するように定められて
いる。I,,I. Between the current values of tL, Is>Is>L
>I,)I. and (・U first relationship and (I2+Is)
>L is established so that the second relationship holds true.

以下に、スイッチ回路２０及び２１のオン、オフの組合
せによって構成される４モードの信号が入力端子２４に
加えられた場合について説明する。Below, a case will be described in which four modes of signals constituted by a combination of on and off of the switch circuits 20 and 21 are applied to the input terminal 24.

入力端子２４には、入力電流が供給されないので、出力
端子２２，２３に接続されているスイッチ回路１７．１
９にはバイアス電流が供給されない。したがって、スイ
ッチ回路１７．１９は共にオフ状態となる。Since no input current is supplied to the input terminal 24, the switch circuit 17.1 connected to the output terminals 22 and 23
9 is not supplied with bias current. Therefore, switch circuits 17 and 19 are both turned off.

（１１）スイッチ回路２０．２１がそれぞれオフ、オン
の場合 入力端子２４に１．なる電流が供給されるので、出力端
子２２．２３にはそれぞれ■、なる電流が出力される。(11) When the switch circuits 20 and 21 are respectively off and on, 1. Since the current is supplied to the output terminals 22 and 23, the current is output to the output terminals 22 and 23, respectively.

前述の、ように、定電流源１３の電流値工、と出力端子
２２から出力される電流工、との間にはＩｓ＞　Ｉｔな
る関係があるので定電流源１３には■□表る電流が流れ
、余りの（工ｓ　Ｉｔ）なる電流がスイッチ回路１７，
１８のバイアス電流として供給されることになる。As mentioned above, there is a relationship of Is>It between the current value of the constant current source 13 and the current value output from the output terminal 22, so the current appearing in the constant current source 13 is flows, and the remaining current is the switch circuit 17,
18 bias currents.

その結果、スイッチ回路１７．１８はオン状態となる。As a result, switch circuits 17 and 18 are turned on.

スイッチ回＠　１．８がオン状態になると定電流源１４
の電流値は工、とカリ、出力端子２３から出力される電
流工、と１．との間にはＩ、　）Ｉ３なる関係があるの
で、出力電流工、は全で定電流源１４に流れ、スイッチ
回路１９にバイアス電流は供給されず、スイッチ回路１
９はオフ状態となる。When the switch turn @ 1.8 turns on, the constant current source 14
The current values of 1. and 1. are current values of 1. Since there is a relationship between I and )I3, the output current flows in total to the constant current source 14, no bias current is supplied to the switch circuit 19, and the switch circuit 1
9 is in the off state.

ＧｉＤ　スイッチ回路２０．２１がそれぞれオン、オフ
の場合 入力端子２４に工、なる電流が供給されるので、出力端
子２２．２３にはそれぞれ工、なる電流が出力される。When the GiD switch circuits 20 and 21 are respectively on and off, currents of 1 and 2 are supplied to the input terminal 24, and therefore currents of 1 and 2 are output to the output terminals 22 and 23, respectively.

定電流源１３のｔ流源■。t current source ■ of constant current source 13;

と出力端子２２から出力される電流１□との間にはＩＩ
＞　Ｌなる関係があるので、出力電流Ｉ２は全て定電流
源１３に流れ、スイッチ回路１７゜１８にバイアス電流
は供給されず、スイッチ回路１７．１８はオン状態とな
る。スイッチ回路１８がオン状態になると、定電流源１
４の１０、流値はＩ４となり、出力端子２３から出力さ
れる電流工、とＩ４との間にはＩ、）Ｉ。なる関係があ
るので、定電流源１４に工。なる電流が流れ、余りの（
工、−１４）なる電流がスイッチ回８１９のバイアス電
流として供給されることになる。その結果、スイッチ回
路１９はオン状態となる。and the current 1□ output from the output terminal 22.
>L, all of the output current I2 flows to the constant current source 13, no bias current is supplied to the switch circuits 17 and 18, and the switch circuits 17 and 18 are turned on. When the switch circuit 18 is turned on, the constant current source 1
10 of 4, the current value is I4, and between the current flow output from the output terminal 23 and I4 is I, )I. Because of this relationship, the constant current source 14 must be modified. A current flows, and the remainder (
A current of -14) is supplied as a bias current to the switch circuit 819. As a result, the switch circuit 19 is turned on.

１ｖ　スイッチ回路２０，２ｉが共にオンの場合入力端
子２４に（Ｉｔ＋Ｌ）なる電流が供給されるので、出力
端子２２．２３にはそれぞれ（Ｉｔ＋Ｉｎ）々る電流が
出力される。定電流源１３の電流値■１と工、との間に
はＩｓ＞Ｌなる関係があるので、出力端子２２がも出力
される電流（Ｉｚ＋１ｍ　）と工、との関係は（Ｉｔ＋
Ｉｓ）　＞　Ｉｆ　となり、定電流源１３にはＩ１なる
電流が流れ、余りの（Ｌ＋Ｉａ　−”ｓ　）なる電流が
スイッチ回路１７．１８のバイアス電流として供給され
ることになり、スイッチ回路１７．１８はオン状態とな
る。スイッチ回路１８がオン状態になと、定電流源１４
の電流値はｌ、となり、出力端子２３から出力される電
流（Ｉ＊＋Ｉｓ）と工、との間には（Ｉ、：＋Ｉ、）　
）　Ｉ。なる関係があるので、定電流源１４には工、麦
る電流が流れ、余りの（ｊ！＋Ｉｊ−Ｉｓ）なる電流が
スイッチ回路１９のバイアス電流として供給されること
になる。その結果。When both the 1v switch circuits 20 and 2i are on, a current of (It+L) is supplied to the input terminal 24, so a current of (It+In) is output to the output terminals 22 and 23, respectively. Since there is a relationship Is>L between the current value ■1 of the constant current source 13 and , the relationship between the current (Iz+1m) which is also output from the output terminal 22 and , is (It+
Is) > If, a current I1 flows through the constant current source 13, and the remaining current (L+Ia - "s) is supplied as a bias current to the switch circuit 17.18. is in the on state.When the switch circuit 18 is in the on state, the constant current source 14 is in the on state.
The current value of is l, and the distance between the current (I*+Is) output from the output terminal 23 and the current is (I, :+I,)
) I. Because of this relationship, a constant current flows through the constant current source 14, and the remaining current (j!+Ij-Is) is supplied as a bias current to the switch circuit 19. the result.

スイッチ回路１９はオン状態となる。The switch circuit 19 is turned on.

以上、１）〜＋Ｖ　＞の動作で説明したように、スイッ
チ回路２０とＩＣ内部のスイッチ回路１９のオン、オン
動作が一致し、スイッチ回路２１とＩＣ内部のスイッチ
回路１７のオン、オフ動作が一致することから本発明は
、入力側スイッチ回路２０．２１に加えられるオン、オ
フの組合せによる４モードの信号を１つの入力端子２４
のみを介して出力側スイッチ回路１７．１９に伝達する
ことを可能にする。すなわち、ＩＣ外部からＩＣ内部に
４モードの信号を伝達する場合、ＩＣの入力端子が１ピ
ン（端子２４）で済むので、ＩＣ回路設計におけるピン
数の削減という効果をもたらす。As explained above in 1) to +V > operations, the on and on operations of the switch circuit 20 and the switch circuit 19 inside the IC match, and the on and off operations of the switch circuit 21 and the switch circuit 17 inside the IC match. Since they match, the present invention allows four modes of signals, which are a combination of on and off, applied to the input side switch circuits 20 and 21, to be connected to one input terminal 24.
This makes it possible to transmit the signal to the output switch circuit 17.19 only via the output switch circuit 17.19. That is, when transmitting four-mode signals from the outside of the IC to the inside of the IC, only one input terminal (terminal 24) is required for the IC, resulting in an effect of reducing the number of pins in IC circuit design.

第４図は、具体的回路例を示している。トランジスタ３
０．３１は入力側スイッチ回路（第３図の２０　、２１
　）を構成し、制御信号入力端子４９．５０によって、
抵抗４２．４３を流れる電流のオン、オフを行なってい
る。トランジスタ２５　ｔ　２６及びダイオード３５は
カレントミラー回路（第３図の１２）を構成し、４６゜
４７．４８はそれぞれカレントミラー回路の出力端子、
出力端子、入力端子（第３図の２２゜２３．２４）であ
る。トランジスタ２７．抵抗３８は、抵抗３６．３７お
よびダイオード３４と共に、出力端子４６に接続される
定電流源（第３図の１３）を、トランジスタ２９．抵抗
４０．４１で定電流源（第３図の１４）をそれぞれ構成
している。抵抗３６．３７．ダイオ−（は ド３４咎定電流源に対するバイアス回路を構成している
。トランジスタ２８は、トラ゛、ン、ジスタ２９を含ん
で構成される定電流源の電流値の切換を行なうスイッチ
回路（第３図の１８）を構成している。抵抗’３９，４
４．４５はベースバイアス抵抗である。トランジスタ３
２．３３は、それぞれ出力側スイッチ回路（第３図の１
７゜１８）を構成し、端子５１．５２は出力側スイッチ
端子であり、端子５３は電源電圧供給端子である。FIG. 4 shows a specific circuit example. transistor 3
0.31 is the input side switch circuit (20, 21 in Figure 3)
), and by the control signal input terminal 49.50,
The current flowing through the resistors 42 and 43 is turned on and off. The transistor 25 t 26 and the diode 35 constitute a current mirror circuit (12 in FIG. 3), and 46° 47.48 are the output terminals of the current mirror circuit, respectively.
These are the output terminal and the input terminal (22°23.24 in Fig. 3). Transistor 27. Resistor 38, together with resistors 36 and 37 and diode 34, connects a constant current source (13 in FIG. 3) connected to output terminal 46 to transistor 29. The resistors 40 and 41 each constitute a constant current source (14 in FIG. 3). Resistance 36.37. The diode (34) constitutes a bias circuit for the constant current source. It constitutes 18) in Figure 3.Resistance '39,4
4.45 is the base bias resistance. transistor 3
2.33 is the output side switch circuit (1 in Figure 3).
7°18), terminals 51 and 52 are output side switch terminals, and terminal 53 is a power supply voltage supply terminal.

一例として、抵抗（３６＋３７　）、抵抗４２．。As an example, resistance (36+37), resistance 42. .

抵抗４３の比と抵抗３７，３８．４０および４１の比を
それぞれ抵抗（３６−）３７）：抵抗４２：抵抗１、　
：　Ｉ、　：　Ｉ、　：　Ｉ番＝　５：４：３：２：１
．（Ｉ冨＋Ｉ、）：Ｉ、＝６：５となって（１）　、　
（２）式の関係が得られ、第３図で説明したように所望
の回路動作を行なわせることができる。第４図において
、トランジスタ３０と３３およびトランジスタ３１と３
２の組合せで、その０Ｎ−ＯＦＦ状態が一致することに
匁り、スイッチの切換が入力端子４８を介してＩＣ内部
にそのまま伝達されている。The ratio of resistor 43 and the ratio of resistors 37, 38.40 and 41 are respectively resistor (36-) 37): resistor 42: resistor 1,
: I, : I, : I number = 5:4:3:2:1
．． (I + I,):I, = 6:5 (1),
The relationship expressed by equation (2) is obtained, and the desired circuit operation can be performed as explained with reference to FIG. In FIG. 4, transistors 30 and 33 and transistors 31 and 3
In the combination of 2, the ON-OFF states match, and the switching of the switch is directly transmitted to the inside of the IC via the input terminal 48.

【図面の簡単な説明】[Brief explanation of drawings]

第１図は、従来用（・られていたスイッチ回路のブロッ
ク図、第２図は本発明の原理を示すブロック図である。 第３図は本発明の一実施例を示すブロック図、第４図は
本発明の具体的回路例を示す回路接続図である。FIG. 1 is a block diagram of a conventional switch circuit; FIG. 2 is a block diagram showing the principle of the present invention; FIG. 3 is a block diagram showing an embodiment of the present invention; The figure is a circuit connection diagram showing a specific example of the circuit of the present invention.

Claims (1)

【特許請求の範囲】[Claims] 入力端ならびに第１および第２の出力端を有するカレン
トミラー回路と、該カレントミラー回路行なう第１及び
第２のスイッチ回路と、前記カレントミラー回路の第１
及び第２の出力端に夫々接続された第３及び第４の電流
源と、前記カレントミラー回路の第１及び第２の出力端
に夫々接続さＡｋ駆動される第３及び第４のスイッチ回
路と、前記カレントミラー回路の第１の出力端子に接続
され前第４の電流源の電流値の切換えを行なう第５のス
イッチ回路とを有することを特徴とするスイッチ回路。a current mirror circuit having an input terminal and first and second output terminals; first and second switch circuits for carrying out the current mirror circuit; and a first switch circuit of the current mirror circuit.
and third and fourth current sources connected to the second output terminal, respectively, and third and fourth switch circuits connected to the first and second output terminals of the current mirror circuit and driven by Ak, respectively. and a fifth switch circuit that is connected to the first output terminal of the current mirror circuit and switches the current value of the fourth current source.
JP21995983A 1983-11-22 1983-11-22 Switch circuit Pending JPS60112316A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21995983A JPS60112316A (en) 1983-11-22 1983-11-22 Switch circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21995983A JPS60112316A (en) 1983-11-22 1983-11-22 Switch circuit

Publications (1)

Publication Number Publication Date
JPS60112316A true JPS60112316A (en) 1985-06-18

Family

ID=16743714

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21995983A Pending JPS60112316A (en) 1983-11-22 1983-11-22 Switch circuit

Country Status (1)

Country Link
JP (1) JPS60112316A (en)

Similar Documents

Publication Publication Date Title
US5006732A (en) Semiconductor circuit having buffer function
JPS60112316A (en) Switch circuit
JPS63105516A (en) Multiplexer
JP3039174B2 (en) Switch circuit
JPS63234706A (en) Power amplifying circuit
JPH03186014A (en) Threshold voltage generator for emitter coupled logic circuit
JP2789746B2 (en) Ternary logic circuit
JPS6049376B2 (en) integrated latch circuit
JPS62165431A (en) Emitter coupling and gate circuit
JP2538240Y2 (en) Analog switch circuit with logic circuit
JP2751387B2 (en) Input circuit of ECL circuit
JPH0315844B2 (en)
JPS6093330U (en) Signal switching circuit
JPH0358603A (en) Gain control circuit
JPS6086855A (en) Biasing circuit for integrated circuit
JPS59219014A (en) Logical circuit
JPH05313768A (en) Control circuit
JPH0545093B2 (en)
JPH0247880A (en) Light emitting element driving integrated circuit
JPS61170139A (en) Digital-analog converter
JPS643407B2 (en)
JPH05341866A (en) Semiconductor device
JPS6126252B2 (en)
JPS62100019A (en) Semiconductor integrated circuit
JPH0750858B2 (en) Bidirectional signal selection circuit