JPS5994147A - スタツク制御方式 - Google Patents

スタツク制御方式

Info

Publication number
JPS5994147A
JPS5994147A JP57202945A JP20294582A JPS5994147A JP S5994147 A JPS5994147 A JP S5994147A JP 57202945 A JP57202945 A JP 57202945A JP 20294582 A JP20294582 A JP 20294582A JP S5994147 A JPS5994147 A JP S5994147A
Authority
JP
Japan
Prior art keywords
stack
procedure
parent
argument
called
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57202945A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0324695B2 (enExample
Inventor
Toshikazu Kinoshita
木下 利和
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP57202945A priority Critical patent/JPS5994147A/ja
Publication of JPS5994147A publication Critical patent/JPS5994147A/ja
Publication of JPH0324695B2 publication Critical patent/JPH0324695B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/448Execution paradigms, e.g. implementations of programming paradigms
    • G06F9/4482Procedural
    • G06F9/4484Executing subprograms
    • G06F9/4486Formation of subprogram jump address

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
JP57202945A 1982-11-19 1982-11-19 スタツク制御方式 Granted JPS5994147A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57202945A JPS5994147A (ja) 1982-11-19 1982-11-19 スタツク制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57202945A JPS5994147A (ja) 1982-11-19 1982-11-19 スタツク制御方式

Publications (2)

Publication Number Publication Date
JPS5994147A true JPS5994147A (ja) 1984-05-30
JPH0324695B2 JPH0324695B2 (enExample) 1991-04-03

Family

ID=16465760

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57202945A Granted JPS5994147A (ja) 1982-11-19 1982-11-19 スタツク制御方式

Country Status (1)

Country Link
JP (1) JPS5994147A (enExample)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6353650A (ja) * 1986-08-22 1988-03-07 Mitsubishi Electric Corp 計算機
JPS6362039A (ja) * 1986-09-03 1988-03-18 Mitsubishi Electric Corp 計算機
JPS6386034A (ja) * 1986-09-30 1988-04-16 Fujitsu Ltd プログラム呼び出し方式
JPH03206525A (ja) * 1990-01-09 1991-09-09 Seiko Instr Inc シングルチップマイコンのスタック方式

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6353650A (ja) * 1986-08-22 1988-03-07 Mitsubishi Electric Corp 計算機
JPS6362039A (ja) * 1986-09-03 1988-03-18 Mitsubishi Electric Corp 計算機
JPS6386034A (ja) * 1986-09-30 1988-04-16 Fujitsu Ltd プログラム呼び出し方式
JPH03206525A (ja) * 1990-01-09 1991-09-09 Seiko Instr Inc シングルチップマイコンのスタック方式

Also Published As

Publication number Publication date
JPH0324695B2 (enExample) 1991-04-03

Similar Documents

Publication Publication Date Title
US6049802A (en) System and method for generating a linked list in a computer memory
US20230008332A1 (en) Parsing method, parsing apparatus, electronic device, and computer storage medium
JPS5994147A (ja) スタツク制御方式
EP1281178B1 (en) Multiple entry matching in a content addressable memory
KR19990013576A (ko) 데이터 랜덤 액세스 메모리를 이용한 마이크로 콘트롤러의 강제페이지 제로 페이징 방법
US6760741B1 (en) FFT pointer mechanism for FFT memory management
US5864567A (en) Data memory apparatus
TW267222B (en) Improved method and system of addressing
US20020199176A1 (en) Storing and retrieving of field descriptors in Java computing environments
US7660908B2 (en) Implementing virtual packet storage via packet work area
KR101065114B1 (ko) 프로그래밍 언어 표현에서 장치 드라이버 메모리로의 액세스
KR100654477B1 (ko) 프로세서 동작 방법
US6219757B1 (en) Cache flush operation for a stack-based microprocessor
JPH0195343A (ja) 記憶装置
CN116028532A (zh) 一种数据库数据过滤方法、装置、设备及存储介质
JP2507399B2 (ja) デ―タベ―ス装置
US6604173B1 (en) System for controlling access to external cache memories of differing size
JPS61214039A (ja) キヤツシユメモリ
KR20010085562A (ko) 데이터 랜덤 액세스 메모리를 사용하는 다양한 사이즈의마이크로컨트롤러를 위한 강제 페이지 페이징 방법
CN114676289A (zh) 前缀树的处理方法、装置、终端及存储介质
JPS60221855A (ja) リプレース制御装置
Bassen et al. Return of an object in two-stack dynamic memory
JPH04220736A (ja) 異機種コンピュータ間でのバイナリ形式データファイルの共有方法
JPS60220423A (ja) Flml命令処理方式
JPS63177234A (ja) フアイルセ−ブ・ロ−ド方法