JPS5986760U - Communication device - Google Patents
Communication deviceInfo
- Publication number
- JPS5986760U JPS5986760U JP1982180548U JP18054882U JPS5986760U JP S5986760 U JPS5986760 U JP S5986760U JP 1982180548 U JP1982180548 U JP 1982180548U JP 18054882 U JP18054882 U JP 18054882U JP S5986760 U JPS5986760 U JP S5986760U
- Authority
- JP
- Japan
- Prior art keywords
- mechanical switch
- communication
- communication device
- device address
- microcomputer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Time-Division Multiplex Systems (AREA)
- Small-Scale Networks (AREA)
- Maintenance And Management Of Digital Transmission (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は従来の通信装置の一例の概略を示すブロック図
、第2図は本考案による通信装置の一実施例を示すプロ
7り図、第3図は第2図の動作説明に供するフローチャ
ートである。
CM1〜CMn・・・・・・通信機器、L・・・・・・
通信線、IF。
〜IFn・・・・・・通信インターフェース、CPU1
〜CPUn・・・・・・マイクロコンピュータ、RAM
□〜RAMn。
ROM1〜ROMn・・・・・・メモリ、LP、〜LP
n・・・・・・表示部。FIG. 1 is a block diagram showing an outline of an example of a conventional communication device, FIG. 2 is a block diagram showing an embodiment of a communication device according to the present invention, and FIG. 3 is a flowchart for explaining the operation of FIG. It is. CM1~CMn...Communication equipment, L...
Communication line, IF. ~IFn...Communication interface, CPU1
~ CPUn・・・Microcomputer, RAM
□~RAMn. ROM1~ROMn...Memory, LP, ~LP
n...Display section.
Claims (1)
の通信機器が共通の通信線を介して相互間で通信を行う
通信装置において、前記複数の通信機器はそれぞれマイ
クロコンピュータを含むと、共にメカニカルスイッチを
有する通信インターフェースを具備し、かつ前記メカニ
カルスイッチの設定状態を機器アドレスとして電源投入
当初に読込み格納するメモリを備え、さらに前記マイク
ロコンピュータによって前記メモリに読込んだ機器アド
レスと前記メカニカルにより設定された機器アドレスと
を定期的に比較し、不一致を検出したとき異常を表示す
る表示手段を備えたことを特徴とする通信装置。In a communication device in which a plurality of communication devices communicate with each other via a common communication line, in which device addresses are set by a mechanical switch, each of the plurality of communication devices includes a microcomputer, and both have a mechanical switch. It is equipped with a communication interface, and includes a memory that reads and stores the setting state of the mechanical switch as a device address when the power is turned on, and further includes a device address read into the memory by the microcomputer and a device address set by the mechanical switch. What is claimed is: 1. A communication device comprising display means for periodically comparing the data and displaying an abnormality when a discrepancy is detected.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1982180548U JPS5986760U (en) | 1982-12-01 | 1982-12-01 | Communication device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1982180548U JPS5986760U (en) | 1982-12-01 | 1982-12-01 | Communication device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5986760U true JPS5986760U (en) | 1984-06-12 |
JPH0145164Y2 JPH0145164Y2 (en) | 1989-12-27 |
Family
ID=30391451
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1982180548U Granted JPS5986760U (en) | 1982-12-01 | 1982-12-01 | Communication device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5986760U (en) |
-
1982
- 1982-12-01 JP JP1982180548U patent/JPS5986760U/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0145164Y2 (en) | 1989-12-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6034649U (en) | memory access system | |
JPS5986760U (en) | Communication device | |
JPS5937603U (en) | Sequence control device | |
JPS59182702U (en) | Equipment controlled by one-chip microcomputer | |
JPS5810133U (en) | display device | |
JPS59104206U (en) | Control device operating procedure data display device | |
JPS596281U (en) | display circuit | |
JPS5872800U (en) | Memory protection device for configuration data | |
JPS6020652U (en) | Image output device | |
JPS58147050U (en) | information processing equipment | |
JPS58182185U (en) | world clock | |
JPS6066140U (en) | Antenna sharing device | |
JPS60140104U (en) | CIO/DIO automatic switching circuit | |
JPS60109145U (en) | electronic equipment | |
JPS58166687U (en) | Multipurpose numeric display device | |
JPS5896328U (en) | terminating resistor | |
JPS5810101U (en) | Programming device control device | |
JPS5928736U (en) | Microcomputer interrupt processing confirmation display circuit | |
JPS6046593U (en) | Ruled line display control device | |
JPS59108951U (en) | information processing equipment | |
JPS59140147U (en) | Display means | |
JPS6010334U (en) | Erroneous operation prevention confirmation circuit | |
JPS59102310U (en) | Material composition calculator | |
JPS5863686U (en) | display device | |
JPS6027984U (en) | mahjong game device |