JPS5977739A - Loop network system of duplex system - Google Patents

Loop network system of duplex system

Info

Publication number
JPS5977739A
JPS5977739A JP57187552A JP18755282A JPS5977739A JP S5977739 A JPS5977739 A JP S5977739A JP 57187552 A JP57187552 A JP 57187552A JP 18755282 A JP18755282 A JP 18755282A JP S5977739 A JPS5977739 A JP S5977739A
Authority
JP
Japan
Prior art keywords
transmission
signal
command
transmission line
detection circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57187552A
Other languages
Japanese (ja)
Other versions
JPH0149066B2 (en
Inventor
Sadao Mizokawa
貞生 溝河
Takushi Hamada
浜田 卓志
Masahiro Takahashi
正弘 高橋
Hitoshi Fushimi
伏見 仁志
Seiichi Yasumoto
精一 安元
Masakazu Okada
政和 岡田
Hiroshi Tomizawa
冨沢 宏
Takeshi Onuki
大貫 健
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57187552A priority Critical patent/JPS5977739A/en
Publication of JPS5977739A publication Critical patent/JPS5977739A/en
Publication of JPH0149066B2 publication Critical patent/JPH0149066B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/42Loop networks
    • H04L12/437Ring fault isolation or reconfiguration

Abstract

PURPOSE:To eliminate instable operation due to repetitive multiple addressing and prevent the disconnection of normal section from a monitor controller due to disappearance of multiple addressing, by making each transmission controller select a transmission line receiving at first the multiple addressing. CONSTITUTION:Each transmission signal of systems A, B is received at circuits 34, 35 in a transmission controller 2, selected by a multiplexer MPX30 and a control circuit 5, decoded by a muCOM100 via a DEM27, and a transmission data from the COM100 is transmitted respectively via an MOD26, MPX31,32 and transmission circuits 33, 36. When the multiple address from a monitor controller is received at the system A of the device 2 at first due to a failure of transmission system, this command is detected 38 and the transmission line of system A is selected by the detection of the end of command. Even if the multiple address is received again from the A system transmission line, while the A system signal exists, the selection of the system A is continued.

Description

【発明の詳細な説明】 〔発明の利用分野〕 本発明は、二重系環状網システムに関する。[Detailed description of the invention] [Field of application of the invention] The present invention relates to a dual ring network system.

〔従来技術〕[Prior art]

第1図に二重系環状網システムの構成図を示す。 Figure 1 shows a configuration diagram of a dual ring network system.

同図において、二重系環状網システムは互いに伝送方向
が異なる二基の伝送路(A系)3、(B系)4に複数の
伝送制御装置(ST)2と1つの監視制御装置(C8T
)1をループ状に接続した構成となっている。このシス
テムにおいて S T間の同区間においてA系、B系伝
送路の二基とも障害が発生した場合、該障害区間に接続
された2つのSTがそれぞれC8Tに向って信号を折シ
返す1、いわゆるループバックを行ない障害区間を切離
し。
In the figure, the dual ring network system has two transmission lines (A system) 3 and (B system) 4 with different transmission directions, a plurality of transmission control devices (ST) 2, and one supervisory control device (C8T).
) 1 are connected in a loop. In this system, if a failure occurs in both A and B transmission lines in the same section between STs, the two STs connected to the faulty section will each return the signal to C8T1, Perform a so-called loopback to isolate the faulty section.

て動作を継続させる。第2図は、ST3.814間で障
害が発生した場合に、ループバック構成となった時の信
号の流れを示すものである。
to continue operation. FIG. 2 shows the signal flow when a loopback configuration is established when a failure occurs between ST3.814.

さて、このようなループバック構成へ移行する場合の制
御方法としては、従来様々な方法が考え一斎指令を送出
すると共に、該−斎指令を受信した各STでは該−斎指
令を二基の伝送路へ中継し、中継されていない受信側伝
送路に正常に該−斎指令が復したときのみ前記中継動作
を解除することによりループバック構成に移行する方式
である。
Now, as a control method when transitioning to such a loopback configuration, various methods have been considered in the past, in which the one-sai command is sent out, and each ST that receives the one-sai command transmits the two-sai command. In this method, the relay operation is canceled only when the relay command is normally returned to the receiving side transmission line which is not relayed, thereby transitioning to a loopback configuration.

ところが、この方式においては、伝送路のノイズ等によ
シ該−斎指令が消滅するのを考慮して複数回−斎指令を
送出する場合、あるSTにおいては、C8Tの下流のS
Tから送シ返えされる一斎指令と、C8Tから送出され
る一斎指令を受信することになり、どちらの−斎指令に
従って動作するかが不定となる。
However, in this method, when transmitting the command multiple times in consideration of the fact that the command disappears due to noise in the transmission line, etc., in a certain ST, the ST downstream of the C8T
The Issai command sent back from T and the Issai command sent from C8T are received, and it is unclear which command to operate according to.

との−斎指令を複数回送出するということは、信頼性を
向上する為に不可欠であり、これかできないと−斎指令
がノイズにょシ伝わらなかったSTは伝送区間に異常が
ないのにかかわらずC8Tから制御切離しの対象となっ
てしまう。
It is essential to send the Sailing command multiple times to improve reliability, and if this is not possible, the ST where the Sailing command was not transmitted due to noise will be sent even though there is no abnormality in the transmission section. Otherwise, it becomes subject to control separation from C8T.

〔発明の概要〕[Summary of the invention]

本発明は、複数回送出される一斎指令に対して、各ST
は現在受信選択している側の受信信号がなくならない限
シ最初に一斎指令が伝送されてきた伝送路の信号に従っ
て動作するよう該伝送路を選択し続ける。
In the present invention, each ST
continues to select the transmission line to operate in accordance with the signal on the transmission line to which the Issai command was first transmitted, unless the reception signal on the side currently selected for reception is exhausted.

〔発明の実施例〕[Embodiments of the invention]

第3図以降の図面を用い、本発明の一実施例について詳
商1に説明する。
An embodiment of the present invention will be described in detail with reference to FIG. 3 and subsequent drawings.

第3図に一般的なSTのブロック構成図を示す。FIG. 3 shows a block diagram of a general ST.

Slj、、マイクロコンピュータ(μCOM )100
、変調回路(MOD)26、復調回路(DEMOD) 
27 、系に信号が流れているか否かを検出(検出時は
、高レベルを出力)する検出回路(1) E T^)2
8.(DETn )25、−新信号(μC0M100 
を伝送路に接続する信号)(t−検出(検出時は、高レ
ベルを出力)する検出回路(DETC^)38 、  
(DETCm )37、受信回路(Rム) 34 、(
Rm ) 35、送信回路(Tム〕33 =  (Tm
 ) 36、A系伝送路に送出する信号を選択するマル
チプレクサ(MPXム)31、B系伝送路に送出する信
号を選択するマルチプレクサ(MPXi+ )32、A
系伝送路若しくはB系伝送路をSR信号によシ選択して
μC0Ml00の入力部に接なぐマルチプレクサ(MP
XII)、及びDETム、DET力、 DETCa 、
 DgTCm 、μCOMからの信号によシ各マルチプ
レクサを制御する制御回路(LOOP CTL)5から
なる。
Slj, Microcomputer (μCOM) 100
, modulation circuit (MOD) 26, demodulation circuit (DEMOD)
27. Detection circuit (1) that detects whether a signal is flowing in the system (outputs a high level when detected) 2
8. (DETn) 25, - new signal (μC0M100
A detection circuit (DETC^) 38 that detects (t-detects (outputs high level at the time of detection)
(DETCm) 37, receiving circuit (Rm) 34, (
Rm) 35, Transmission circuit (Tm) 33 = (Tm
) 36, multiplexer (MPX) 31 that selects the signal to be sent to the A-system transmission line, multiplexer (MPXi+) 32 that selects the signal to be sent to the B-system transmission line, A
A multiplexer (MP
XII), and DETm, DET force, DETCa,
It consists of a control circuit (LOOP CTL) 5 that controls each multiplexer by signals from DgTCm and μCOM.

尚、LoopCTL5からM P X Rを制御する信
号SRは、高レベルの時はM P X RにA系伝送路
を選択させ、低レベルの時はMPXRKB系伝送路を遺
伝送路る信号である。
In addition, the signal SR that controls MP .

このような構成において、A系伝送路の信号はRA34
、B系伝送路の信号は凡m35により受信され、MPX
a30とLoop CTL 5とにより選択入力されD
EM27を介してμC0M100で解読される。μC0
M100からの送信データはMOD26によシ変調され
、LoopCTL5によ多制御されたMPXム31及び
MPXm32を介すと共にTム33若しくはT136に
よシ夫々の伝送路へ送出される。
In such a configuration, the signal on the A-system transmission line is RA34
, the signal on the B-system transmission line is received by the ordinary m35, and the MPX
D is selected and input by a30 and Loop CTL 5.
Decoded by μC0M100 via EM27. μC0
Transmission data from the M100 is modulated by the MOD26, passed through the MPXm 31 and MPXm32 controlled by the LoopCTL5, and sent to the respective transmission paths by the Tm33 or T136.

(C8Tのブロック構成については、本願と同一出願人
の例えば特願昭54−102805号の明細書及び図面
に詳細に記載されている) 第4図に、制御回路(Loop CTL) 5 (第3
図)の詳細回路を示す。
(The block configuration of the C8T is described in detail in the specification and drawings of, for example, Japanese Patent Application No. 102805/1983 filed by the same applicant as the present application).
Figure) shows the detailed circuit.

LoopCTL5は、800M100から出力された網
構成選択信号をデコーダ511に入力して各マルチプレ
クサを制御する状態と、−斎指令及びそのパターンにも
とづき制御回路513によ多制御する状態を有する。
LoopCTL5 has a state in which the network configuration selection signal outputted from 800M100 is input to the decoder 511 to control each multiplexer, and a state in which it controls the control circuit 513 based on the command and its pattern.

前者の状態においては、デコーダ511の出力はゲート
518〜522を介し、フリップフロップ(F/F)5
23〜527にセットされそれぞれ選択信号(SR等、
第3図)を出力する。又、μC0M100からデコーダ
511に有意な信号がないときは、信号Nが高レベルに
なり、制御回路513、ゲート517により選択制御さ
れる。
In the former state, the output of the decoder 511 is passed through gates 518 to 522 to the flip-flop (F/F) 5.
23 to 527 and each select signal (SR, etc.)
Figure 3) is output. Further, when there is no significant signal from μC0M100 to decoder 511, signal N becomes high level and is selectively controlled by control circuit 513 and gate 517.

検出器531〜534は、夫々に入力されるDETB、
DET人、 DETCm 、 DETCム(第3図)か
らの信号の立ち下がシを検出してパルスを発生させ、F
/F523〜527のトリガ端子に加える。
The detectors 531 to 534 each receive input DETB,
It detects the falling edge of the signal from DET, DETCm, and DETCm (Figure 3), generates a pulse, and
/Add to the trigger terminals of F523 to 527.

以下、S Ts −S Td間の両系伝送路に障害が発
生し、C3T1(第1図)から−斎指令がA系伝送路及
び、B系伝送路に送出された場合の各STの動作につい
て説明する。
The following describes the operation of each ST when a failure occurs in both transmission lines between STs and STd and a -sai command is sent from C3T1 (Figure 1) to the A and B transmission lines. I will explain about it.

今、あるSTがA基若しくはB系伝送路から送出されて
きたー斎指令を受信したとすると、ST内のDETCム
若しくはDETCBは一斎指令を検出(時刻it)して
高レベルの信号を出力する(第5図(a) ) 。この
信号は、Loot CTLに入力され、検出5533若
しくは534に加えられる。検出器533.534は第
5図中)の信号の立ち下がシ(時刻12 )をとらえて
パルスを発生させる。このパルスは、SET信号として
フリップフロップ527のトリガ端子に加えられ、この
時のD入力端子の信号をラッチする。
Now, if a certain ST receives a command sent from the A or B transmission line, the DETC or DETCB in the ST detects the command (time it) and outputs a high-level signal. (Figure 5(a)). This signal is input to Loot CTL and applied to detection 5533 or 534. The detectors 533 and 534 detect the falling edge of the signal (in FIG. 5) (time 12) and generate a pulse. This pulse is applied as a SET signal to the trigger terminal of the flip-flop 527, and latches the signal at the D input terminal at this time.

この時のD入力端子の信号は、DETム若しくはD E
 T mの少なくとも一方は第6図中)の時刻t1以降
のように高レベルとなっているから第1表のようになる
(図中「SR」とあるのは、SET信号発生直前の状態
を示す。)。
At this time, the signal at the D input terminal is DETmu or DE
Since at least one of Tm is at a high level after time t1 (in Figure 6), the result is as shown in Table 1 ("SR" in the figure indicates the state immediately before the SET signal is generated). show.).

尚、障害発生時はμC0M100から有意な信号が出力
されていないので、信号Nは高レベルである。
Note that when a failure occurs, no significant signal is output from the μC0M100, so the signal N is at a high level.

第1表 F/F 527は、SET信号によシ第1表に示される
よりなり入力端子の信号をラッチする。
The F/F 527 in Table 1 latches the signal at the input terminal as shown in Table 1 according to the SET signal.

例えば、F/F527の出力SRが低レベル(L)であ
シ、B系伝送路が選択されていたとする。この場合に伝
送系に障害が発生し、C8Tが送出する一斎指令で、こ
のSTに到達した最初の一斎指令をA系から受信したと
すると、DETCムは該−斎指令を検出して高レベルの
信号を出力する。一方DETCmはまだ信号を検出して
いないので低レベルの信号を出力している。すなわち第
・1表の屋2の場合で、−斎指令の終わりを検出器53
4が検出してSET信号を発生させることにより、F/
F 527には高レベル(H)、すなわちA系伝送路が
選択される。その後、B系伝送路から折り返えされたー
斎指令を受信することによ1)、DETmが高レベルに
なシSET信号が発生しても、SRは高レベル(H)の
ままである(第1表のA6の状態)。又、−斎指令が再
びA系伝送路から受信されようと、SR信号はA系伝送
路に信号が流れている限りA系を選択し続ける。
For example, assume that the output SR of the F/F 527 is at a low level (L) and the B-system transmission path is selected. In this case, if a failure occurs in the transmission system and the C8T sends out an Issai command, and the first Issai command that reaches this ST is received from the A system, the DETC detects the Issai command and raises the level to a high level. Outputs the signal. On the other hand, DETCm has not yet detected a signal and is outputting a low level signal. In other words, in the case of 2 in Table 1, the end of the -sai command is detected by the detector 53.
4 detects and generates the SET signal, the F/
A high level (H), that is, the A-system transmission path is selected for F 527. After that, by receiving the loopback command from the B-system transmission line (1), DETm becomes high level and even if the SET signal is generated, SR remains at high level (H). (Status A6 in Table 1). Furthermore, even if the -sai command is received again from the A-system transmission line, the SR signal continues to select the A-system as long as the signal is flowing through the A-system transmission line.

この動作によシ、各STは現在受信選択している側の受
信信号がなくならない限シ、該伝送路を選択し続けるこ
とができる。その為、−斎指令がノイズ等によ)偶発的
に消失するようなことがあっても、複数回繰返し一斎指
令を送出することかできるので、正常なSTがC8Tの
制御から切離される恐れがない。
With this operation, each ST can continue to select the transmission path as long as the reception signal on the side that it is currently selecting for reception does not run out. Therefore, even if the Issai command is accidentally lost (due to noise, etc.), the Issai command can be sent multiple times, so there is a risk that the normal ST will be disconnected from the control of the C8T. There is no.

第7図に障害発生時のC8T及びSTのループバック移
行の動作を示す。障害発生を検知したC8Tは両系伝送
路に一斎指令を送出する。該指令を受信したSTは2系
伝送路に該指令を送出する。ノイズ等によってST+及
びSTQ間で該指令が消失した場合は S l112及
びSTaがC8Tの制御から切離なされてしまうが、C
8Tが複数回−斎指令を送出する為、区間自体には障害
はないがノイズ等によシ偶発的に信号断が発生した区間
は信号がつながり、障害が起った区間に接続されたST
のみがループバック状態となる。このとき、各STは複
数回−斎指令送出することに起因することによる「どち
らの系にμCOMを接続するか」不定となることはなく
、最初に一斎指令を受信した系のを信号がなくならない
限シ選択し続ける。
FIG. 7 shows the loopback transition operation of C8T and ST when a failure occurs. When the C8T detects the occurrence of a failure, it sends a command to both transmission lines. The ST that has received the command sends the command to the second system transmission line. If the command is lost between ST+ and STQ due to noise etc., S112 and STa will be separated from the control of C8T, but C
Since 8T sends out the "save command" multiple times, there is no fault in the section itself, but in the section where the signal is accidentally cut off due to noise etc., the signal is connected and the ST connected to the section where the fault occurred.
only is in loopback state. At this time, each ST will not be uncertain about which system to connect μCOM to due to sending the Issai command multiple times, and the system that first received the Issai command will have no signal. Continue to select shi until it becomes.

〔発明の効果〕〔Effect of the invention〕

本発明によれば、C8Tからの一斎指令を繰返し各ST
に送出しても、各8Tは信号を受信している限り一方の
伝送路を選択し変えない為、−斎指令の繰返しによる動
作の不定を解決し、−斎指令消滅による正常区間のC’
STからの制御切離なしという事態をさけることができ
る。
According to the present invention, the Issai command from C8T is repeated to each ST.
Even if the signal is sent, each 8T selects one transmission path and does not change as long as the signal is received. This solves the instability of operation caused by repeating the Sai command, and - C' in the normal section due to the disappearance of the Sai command.
A situation in which control is not disconnected from ST can be avoided.

尚、本実施例では、二重系環状網システムは一つのC8
Tと、複数のSTから構成されているが、一つのSTに
C8Tの機能を持たせてもよい。つまシ、両系の障害を
検知して、−斎指令を両系に送出する機能を有する装置
(C8T又は8T)が一つあれば本発明の効果を得るこ
とができる。
In this embodiment, the dual ring network system consists of one C8
Although it is composed of a C8T and a plurality of STs, one ST may have the function of a C8T. The effects of the present invention can be obtained as long as there is one device (C8T or 8T) that has the function of detecting a fault in both systems and sending a command to both systems.

【図面の簡単な説明】[Brief explanation of drawings]

第1図、第2図は一般のループ式・伝送システムの説明
図、第3図は8Tのブロック図、第4図はLoopCT
Lのブロック図、第5図(a)、(b)はDETC及び
検出器53’3,534の出力波形図、第6図(a) 
、 (b) 、 (C)は夫々伝送路上の信号、DE’
r及び検出器531,532の出力信号波形、第7図は
ループバック移行時の動作説明図である。 5・・・Loop CTL、 25 、28−DET、
 37 。 38・・・DETC,531〜534・・・検出器、5
27第 1区 ¥ 汀 第30 不 10 第1頁の続き 0発 明 者 岡田政和 日立重大みか町5丁目2番1号 株式会社日立製作所犬みか工場 内 0発 明 者 富沢宏 日立重大みか町5丁目2番1号 株式会社日立製作所犬みか工場 内 0発 明 者 大貫健 日立重大みか町5丁目2番1号 株式会社日立製作所大みか工場
Figures 1 and 2 are explanatory diagrams of general loop type transmission systems, Figure 3 is a block diagram of 8T, and Figure 4 is LoopCT.
Block diagram of L, FIGS. 5(a) and (b) are output waveform diagrams of DETC and detectors 53'3 and 534, and FIG. 6(a)
, (b) and (C) are the signals on the transmission path, DE'
r and the output signal waveforms of the detectors 531 and 532. FIG. 7 is an explanatory diagram of the operation at the time of loopback transition. 5...Loop CTL, 25, 28-DET,
37. 38... DETC, 531-534... Detector, 5
27 Ward 1 ¥ 30 No. 10 Continued from page 1 0 Author: Masakazu Okada 5-2-1 Hitachi University Mika-cho Hitachi, Ltd. Inumika Factory 0 Author: Hiroshi Tomizawa Hitachi University Mika-cho 5 Inumika Factory, Hitachi, Ltd., 2-1 Chome Inventor: Takeshi Onuki Hitachi University, Omika Factory, 5-2-1 Mika-cho, Hitachi, Ltd.

Claims (1)

【特許請求の範囲】 1、伝送方向の異なる二基のループ状伝送路と、該二基
伝送路に複数接続された伝送制御装置および一つの監視
制御装置又は監視制御機能を有する伝送制御装置とを備
え、該伝送制御装置間で前記二基伝送路とも障害を起こ
した場合各伝送制御装置は、−斎指令を二基伝送路へ中
継することによシループバック構成をとる二重系環状網
システムにおいて、 前記各伝送制御装RFi、夫々の系に対応して一斎指令
を検出する第一の検出回路と、夫々の系に対応して信号
が流れていることを検出する第二の検出回路と、前記第
一の検出回路の信号と該第二の検出回路の信号を入力し
て、−斎指令が流れてきた伝送路が該二基の何ずれであ
るかを該伝送路に信号が流れることを識別したときこれ
を記憶する記憶手段と、該記憶信号に従って伝送路を選
択するマルチプレクサとを設けたことを特徴とする二重
系環状網システム。 2、特許請求の範囲第1項の記載において、前記記録装
置として最初に受信したー斎指令が流れてきた伝送路を
、該伝送路に信号が流れ続ける限り識別記憶する記憶手
段としたことを特徴とする二重系環状網システム。
[Claims] 1. Two loop-shaped transmission lines with different transmission directions, a plurality of transmission control devices connected to the two transmission lines, and one supervisory control device or a transmission control device having a supervisory control function. If a failure occurs in both of the two transmission lines between the transmission control devices, each transmission control device relays the -sai command to the two transmission lines to establish a loopback configuration. In the network system, each of the transmission control devices RFi includes a first detection circuit that detects an Issai command corresponding to each system, and a second detection circuit that detects that a signal is flowing corresponding to each system. A signal from the first detection circuit and a signal from the second detection circuit are input to the circuit, and a signal is sent to the transmission line indicating which of the two transmission lines the command has flowed through. What is claimed is: 1. A dual ring network system comprising a storage means for storing information when it is identified that a signal is flowing, and a multiplexer for selecting a transmission path in accordance with the storage signal. 2. Claim 1 provides that the recording device is a storage means for identifying and storing the transmission path through which the first-receipt order was received as long as the signal continues to flow through the transmission path. Features a dual ring network system.
JP57187552A 1982-10-27 1982-10-27 Loop network system of duplex system Granted JPS5977739A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57187552A JPS5977739A (en) 1982-10-27 1982-10-27 Loop network system of duplex system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57187552A JPS5977739A (en) 1982-10-27 1982-10-27 Loop network system of duplex system

Publications (2)

Publication Number Publication Date
JPS5977739A true JPS5977739A (en) 1984-05-04
JPH0149066B2 JPH0149066B2 (en) 1989-10-23

Family

ID=16208072

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57187552A Granted JPS5977739A (en) 1982-10-27 1982-10-27 Loop network system of duplex system

Country Status (1)

Country Link
JP (1) JPS5977739A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62176345A (en) * 1986-01-30 1987-08-03 Mitsubishi Electric Corp Duplicated system loop transmission control equipment

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5679552A (en) * 1979-12-03 1981-06-30 Mitsubishi Electric Corp Loop back system for duplex loop transmission system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5679552A (en) * 1979-12-03 1981-06-30 Mitsubishi Electric Corp Loop back system for duplex loop transmission system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62176345A (en) * 1986-01-30 1987-08-03 Mitsubishi Electric Corp Duplicated system loop transmission control equipment

Also Published As

Publication number Publication date
JPH0149066B2 (en) 1989-10-23

Similar Documents

Publication Publication Date Title
KR860002213B1 (en) Loop transmission system
JPH041542B2 (en)
US5387902A (en) Data networks
JPS5977739A (en) Loop network system of duplex system
US20050223276A1 (en) Method for encoding/decoding a binary signal state in a fault tolerant environment
JPH041543B2 (en)
JPH037173B2 (en)
JP3221259B2 (en) Bus type duplex transmission equipment
JPH0546735B2 (en)
JPS5819057A (en) Constitution controller for loop data transmission system
JP3160927B2 (en) Loop test circuit
JPS584855B2 (en) data transmission equipment
JPH05235803A (en) Transmission line termination circuit
JP2890611B2 (en) Switching circuit
JPS59135527A (en) System bus system
JP2749690B2 (en) Turnback test circuit
JPS58156248A (en) Loop-back controlling system
KR0155000B1 (en) Serial bus interface apparatus of different transfer types
KR0161163B1 (en) The duplex architecture for global bus about duplex gate-way mode in the full electronic switching system
JPS60182242A (en) Loop communication system constituting method
JPS61283254A (en) Transmission control system
JPH05183605A (en) Hardware control system for serial interface
JPH02257733A (en) Loop transmission system
JPS5957535A (en) Disconnection of line detecting circuit of digital signal transmission circuit
JPH07307715A (en) Secondary fault suppression system and device therefor